EE 301: Microelectronic Circuits II

Lecture 6 – 7

Differential Amplifier

March 21, 2005

Prof. SeongHwan Cho

2005-03-20 EE301 1


Outline


Why differential amplifier?

Differential amplifier

- Large signal analysis
- Small signal analysis
- Gain
- CMRR
- Active load

Noise






Noise degrades information quality!

2005-03-20

EE301

Noise in Single-Ended Systems



$$v_o = \sin(t) + n(t)$$

$$V_o = V_{DD} - R_D I_D = V_{DD} + n(t) - R_D I_D$$
$$= V_{DD} + n(t) - R_D (g_m \cdot v_s)$$

How can we get rid of this noise?


2005-03-20 EE301 2

2005-03-20

EE301

4

Getting rid of noise




Need to subtract n(t), but not the signal.


$$Y_{p} = Y_{signal} + n(t)$$

$$- Y_{n} = -Y_{signal} + n(t)$$

$$Y_{p} - Y_{n} = 2 Y_{signal}$$




Differential Signaling




Differential Signaling

EE301

EE301



2005-03-20



$$V_{signal} = V_{diff} + V_{cm}$$


$$V_{diff} = V_p - V_n$$

$$V_{CM} = 0.5(V_p + V_n)$$

$$V_p = 0.5 V_{signal} + V_{cm}$$

$$V_n = -0.5 V_{signal} + V_{cm}$$

How about non-common mode noise?




Differential amplifier is ONLY immune to common-mode noise!

Differential Pair Configuration



Differential Pair Configuration



< Differential Gain >

$$g_{m}R_{D} \propto \sqrt{\mathbf{I}} \cdot R_{D}$$


$$\propto (\mathbf{V}_{GS} - \mathbf{V}_{T}) \cdot R_{D}$$

$$\propto (\mathbf{V}_{CM} - \mathbf{V}_{T}) \cdot R_{D}$$

Gain is dependent on common mode voltage.

How do we make gain independent of common mode voltage?

EE301 2005-03-20




Differential gain is independent of common mode voltage.

EE301 2005-03-20

Differential Pair Configuration

EE301







What is the gain?

$$-g_mR_D$$
 ?

Common-mode Input Voltage



Differential Input Voltage



2005-03-20

With v_{id} positive


 $v_{GS1} > v_{GS2}, i_{D1} > i_{D2},$ and $v_{D1} < v_{D2}$ $(v_{D2} - v_{D1})$ will be positive.

With v_{id} negative

 $v_{GS1} < v_{GS2}, i_{D1} < i_{D2}, \text{ and } v_{D1} > v_{D2}$ ($v_{D2} - v_{D1}$) will be negative.

EE301 1:


Large Signal Operation




The linear range of operation of the MOS differential pair can be extended by reducing (W/L).


2005-03-20 EE301 15


Large Signal Operation





Differential Gain in Small Signal Operation






2005-03-20 EE301

2005-03-20

EE301

16

Virtual Ground






For differential input, Vp does not change only if the circuit is linear. (refer to Razavi pp. 114)

EE301 2005-03-20


Differential Gain due to Output Resistance



EE301 2005-03-20


Differential Gain in Small Signal Operation

EE301



$$A_d = \frac{v_{o2} - v_{o1}}{v_{id}} = g_m R_D$$

Common-mode Gain




Common-mode gain : differential & single-ended

2005-03-20

EE301






CMRR can be considered as Signal-to-Noise Ratio!

EE301

1**(** 21

Offset Voltage due to Mismatch

Mismatch in R



Mismatch in W/L

Input Offset Voltage

Input offset voltage

CMRR =

$$V_{OS} = V_O/A_d$$

2005-03-20

(Vo: output voltage when Vin = 0)


Mismatch

Offset Voltage due to Mismatch

EE301

Mismatch in Vth

2005-03-20




2005-03-20


EE301


2005-03-20

EE301









EE301

2005-03-20