

# INDEX TO ECE 3210 Microelectronic Circuits

## [Syllabus](#)

### [Kirchoff's Laws](#)

### [Voltage-Current \(V-I\) Characteristics](#)

### [Superposition in Linear Circuits](#)

### [Thevenin Equivalent Circuits](#)

### [Review \(Chapter 1 Sedra/Smith\)](#)

### [Fourier Transform](#)

### [Signal Processing](#)

### [Digital Signal Processing](#)

### [Amplifiers](#)

### [Power Supply, Biasing, Saturation](#)

### [Circuit Models for Amplifiers](#)

### [Other Amplifier Models](#)

### [Frequency Response of Amplifiers](#)

### [STC \(single time constant\) R-C Circuits](#)

### [Single - Time - Constant Networks](#)

### [Digital Logic](#)

### [Operational Amplifier](#)

### [Inverting Configuration](#)

### [Finite Open Loop Gain](#)

### [Input and Output Resistance](#)

### [Other Applications of the Inverting Configuration](#)

### [Other Applications \(cont.\)](#)

### [Non-inverting Configuration](#)

### [Op-Amp Exercise](#)

### [Examples of Op Amp Circuits](#)

### [Strain Gage Project](#)

### [Instrumentation Amp](#)

### [Phase Shifter \(1st order all-pass filter\)](#)

### [Nonlinear or Amp Circuits](#)

### [Non-ideal Performance Op Amps](#)

### [Effect on Closed-loop Amplifiers](#)

### [Feedback Interpretation](#)

### [Gain-bandwidth Product](#)

### [Large Signal Operation of Op Amps](#)

### [Input Offset Voltage](#)

### [Input Bias Current](#)

### [Ideal Diode](#)

- [Simple Diode Circuits](#)
- [Crystalline Silicon](#)
- [Transport of Carriers](#)
- [P<sub>n</sub> Junction Under Bias](#)
- [Characteristics of p-n junction Diodes](#)
- [Temperature dependence](#)
- [Review for Exam](#)
- [Analysis of Diode Circuits](#)
- [Piece-Wise Linear Model](#)
- [Small Signal Model](#)
- [Separate de Bias Analysis and Signal Analysis](#)
- [Zener Diodes](#)
- [Zener Shunt Regulaor](#)
- [Rectifier Circuits](#)
- [Full Wave Rectifiers](#)
- [Limiting Circuits](#)
- [Clamping Circuits](#)
- [Three Terminal Devices](#)
- [BJT](#)
- [I-V Curves](#)
- [BJT Analysis](#)
- [BJT Design](#)
- [BJT Amplifier](#)
- [Small Signal Voltage Gain](#)
- [Small Signal Models](#)
  - [Example 4.24](#)
  - [Example 4.25](#)
  - [Example 4.11](#)
- [Biasing for BJT's](#)
- [Common Emitter Amplifier](#)
- [Common Emitter Amplifier \(small signal analysis\)](#)
  - [Example 4.24](#)
- [Common Emitter Configuration](#)
  - [Example 4.31](#)
- [Common Emitter with Feedback Resistor](#)
  - [Example 4.32](#)
- [Common Collector Configuration \(or Emitter Follower\)](#)
- [Common Base Configuration](#)
- [Simple BJT Current Source](#)
- [MOSFET's or IGFETs](#)

[Effect of Increasing  \$V\_{ds}\$](#)

[MOSFET I-V Characteristics](#)

[Finite Output Resistance  \$R\_o\$](#)

[P-Channel MOSFET](#)

[MOSFET vs. BJT Circuits](#)

[Body Effect](#)

[MOSFET Bias](#)

[FET-DC exercises](#)

[MOS Amplifier](#)

[Small Signal Model](#)

[Exercises](#)

[Resistive Bias of MOS](#)

[MOS Current Source](#)

[Active Load CMOS Common Source Amplifier](#)

[Resistive Load Common Source Amplifier with feedback Resistor](#)

[Source Follower \(Common Drain\)](#)

[CMOS Inverter - Static](#)

[CMOS Inverter - Dynamic](#)

[CMOS NAND and NOR gates](#)

[CMOS Transmission Gate](#)

[Pass Transistor Logic](#)

[Download Word Document with the first set of notes, syllabus, and Design project 1](#)

## ECE 3210 - 3: Electronics I

Instructor: Professor J. Alspector, x3510, josh@eas.uccs.edu

Office hours: Mon. and Wed. 12:30 - 1:30 pm in EN 294

Classes: Mon. and Wed. 1:40 - 2:55 pm in EN 233 (Multimedia Education Lab)

Text: Sedra and Smith - Microelectronic Circuits (Fourth Edition)

Additional materials: Project descriptions, computerized class notes, P-Spice files

Software: P-Spice, (Rendezvous and RealAudio for distance learning mode)

Prerequisites: ECE 2210 - 3. Circuit Analysis I

Grading components: a) Homework (~20%) b) 3 class projects (~30%) c) 3 exams and final (~50%)

Syllabus: Weekly topics (approximate)


1. Introduction and review of Kirchoff's laws, signals, frequency spectrum, amplifiers
2. Ideal operational amplifiers and circuits
3. Realistic models and circuits using Op Amps, SPICE Intro
4. Assign design project 1, ideal diodes and circuits
5. Rectifiers, clamping circuits, semiconductor diode physics
6. Course questionnaire, quiz 1, design project 1 due
7. Bipolar junction transistors, device physics, models, characteristics
8. Transistor amplifiers, design techniques
9. Single stage amplifiers, switching circuits, second order effects
10. Quiz 2, design project 2
11. Field effect transistors, device physics, characteristics
12. DC analysis, FET amplifiers, single stage amplifier configurations
13. Quiz 3, design project 3
14. IC MOS amplifier, FET switches, CMOS logic
15. Review, final exam

Kirchoff's LawsVoltage

$$\sum_{loop} \Delta v = 0$$

Current

$$\sum_{node} i = 0$$

KVL

$$V_0 = V_1 + V_2 = V_3 + V_4 + V_5$$

Sum of voltages between any two nodes is the same regardless of path

KCL

$$i_0 = i_1 + i_3 \text{ at } x$$

Sum of current flowing into a node equal sum flowing out of a node




$$i_1 = i_2 \text{ at } y$$

$$i_3 = i_4 = i_5 \text{ at } A, B$$

Q:

Does arrow direction matter?

What about capacitors?

Voltage - Current (V-I) CharacteristicsResistorPort Example – Plot V-I


Not Passive, define  $i_x$  as positive out of x

KVL

$$v_x = v_1 - i_x R_1 \Rightarrow i_x = \frac{v_1 - v_x}{R_1} = -\frac{1}{R_1} v_x + \frac{v_1}{R_1}$$

$v_x = \text{intercept } (i_1 = 0)$ 
Slope
 $i_x$  intercept

(short  
ckt  
current  
 $v_x = 0$ )



Superposition in Linear Circuits

Linear Element has form

$$V = ai_1 + bi_2$$

$$\text{or } i = cv_1 + dv_2$$

( coefficient are constant or linear operators like I dt or d/dt  
e.g.  $v = a (di_1/dt) + b I_1 dt$  )


Superposition:

Response of linear circuit to sum of inputs is sum of responses with each input applied individually

If  $i_1 = f(v_1)$  and  $i_2 = f(v_2)$  then  $i_3 = f(v_1 + v_2) = f(v_1) + f(v_2) = i_1 + i_2$

Example:

Plot V-I



$v_1$ : set  $v_2 = 0$  (short) and  $I_0 = 0$  (open)

$$v_x' = R_2 i_2 = R_2 \frac{v_1}{R_1 + R_2} = 5k\Omega \frac{5V}{10k\Omega + 5k\Omega} = 1.67V$$

$$v_x'' = R_2 i_2 = R_2 \frac{v_2}{R_1 + R_2} = 0.33V$$


$v_2$ :

$$v_2: v_x''' = I_0 (R_1 \parallel R_2) = 1.5mA (10k\Omega \parallel 5k\Omega) = 5V$$

By superposition:  $v_x = v_x' + v_x'' + v_x''' = 1.67 + 0.33 + 5V = \underline{7V}$  for no load (open ckt at x x')


Short ckt xx':

$$i_{sc} = i_x \Big|_{v_x=0} = I_0 + \frac{v_1 + v_2}{R_1} = 1.5mA + \frac{5V + 1V}{10k\Omega} = 2.1mA$$



$$\text{Slope} = -\frac{2.1mA}{7V} = -0.3 \frac{mA}{V}$$

$$\text{ANS: } i_x = -0.3 \frac{mA}{V} V_x + 2.1mA$$

Thevenin Equivalent Circuits

Any port of resistive ckt (resistors + linear sources) can be modeled by a voltage source and resistor

Find open circuit voltage  $V_{oc}$  at port. This is  $V_{thv}$

Find short-circuit current  $i_{sc}$  by connecting a short at port.  $R_{thv} = V_{thv} / i_{sc}$


Applies also to capacitors and inductors with ac signals

$$\bar{z}_c = \frac{1}{j\omega C}$$

$$\bar{z}_l = \frac{1}{j\omega L}$$

Norton Equivalent

is "dual" of Thevenin



$$V_{oc} = I_{Nor} R_{thor}$$



$$i_{sc} = i_{nor}$$

Resistance looking into port (open ckt current source) is  $R_{thv}$




- Microelectronic Technology – 1 Cs  $10^7$ - $10^8$  device /  $1 \text{ cm}^2$  chip

- Signals Transducers




Thevenin form  
(preferred for  $R_s$  low)



Norton Form  
(preferred for  $R_s$  high)


- Frequency domain



- sine wave

Fourier Transform


- Fourier series – any periodic function can be expressed as a sum of sines (possibly infinite series)



$$v(t) = \frac{4v}{\pi} \left( \sin \omega_0 t + \frac{1}{3} \sin 3\omega_0 t + \frac{1}{5} \sin 5\omega_0 t + \dots \right)$$


fundamental
harmonics

- Frequency spectrum



- useful because spectrum has major components in small region of freq. space.

- Non-periodic sound – e.g. speech




## Exercise 1.1-1.3



## Signal Processing

- Analog & Digital Signals

- natural signals are analog
- analog circuits processing advantage in that signals analogous to real world
- sample the amplitude periodically  
-> discrete time signal



- sequence of numbers -> digital signal

- advantage of digital
  - Processed by digital computer-type circuits
  - Flexible

- Amplifiers (analog processing)
- why? Microphone (microvolts) -> speakers (amps)  
linearity – so signal is not distorted


Digital Signal Processing

- Each sample is binary word

$b_{N-1} \dots b_2 b_1 b_0$   
 ↑                      ↓  
 MSB                      LSB

with value

$$D = b_0 2^0 + b_1 2^1 + \dots + b_{n-1} 2^{n-1}$$



- ADC quantizes signal into one of  $2^n$  levels





ex 1.4

Amplifiers

- Voltage amp

$$V_0(t) = A_v V_I(t)$$

↖ gain



Voltage gain

$$A_v \equiv \frac{V_0}{V_I} \quad (\text{transformer})$$

Power gain

$$A_p \equiv \frac{\text{Load Power } (P_L)}{\text{Input Power } (P_I)} = \frac{V_0 I_0}{V_I I_I}$$

Current gain

$$A_i \equiv \frac{I_0}{I_I} \quad \text{N.B. } A_p = A_v A_i$$

- Logarithmic measure – decibels


$20 \log_{10} |A_v| \leftarrow$  to remove phase shift

$20 \log_{10} |A_i|$       N.B.  $-20 \rightarrow A_v = 0.1$

$10 \log_{10} A_p$       (power is  $i^2$  or  $v^2$ )

Power Supply, Biasing, Saturation

## Supply



$$P_{dc} = V_1 I_1 + V_2 I_2$$


Power balance:

$$P_{dc} + \overset{\text{small}}{\dot{P}_I} = \overset{\text{power delivered}}{\dot{P}_L} + P_{\text{dissipated (in amp)}}$$

$$\eta \equiv \frac{P_L}{P_{dc}} \times 100 \text{ (in percent)}$$

Efficiency :  $\approx P_L + P_{\text{dissipated}}$  (in percent)

## Saturation – Non- linearity




Output voltage doesn't usually exceed supply voltage


$$\text{Linear range: } \frac{L_-}{A_v} \leq V_i \leq \frac{L_+}{A_v}$$

fig 1.13

## Bias

Single bias input with  $V_s$  to operate in linear region

$$V_I(t) = V_I + V_i(t)$$



$$V_O(t) = V_O + V_O(t)$$

$$V_O(t) = A_v V_i(t)$$


$$A_v = \left. \frac{dV_O}{dV_I} \right|_{V_I=0}$$

e.g. 1.12

ex 1.5, 1.6, 1.7

Circuit Models for Amplifiers

## Voltage Amp



$$V_o = A_{vo} V_i \frac{R_L}{R_L + R_o}$$

want  $R_o \ll R_L$

$$A_v \equiv \frac{V_o}{V_i} = A_{vo} \frac{R_L}{R_L + R_o}$$

↑ open circuit voltage gain ( $R_L = \infty$ )

$$V_i = V_s \frac{R_i}{R_i + R_s} \quad \text{want } R_i \gg R_s$$


e.g. 1.3: 3 stage amp

ex 1.3, 1.9, 1.10



## Other Amplifier Models

## Current amp




$$i_o = A_{is} i_i \frac{R_o}{R_o + R_L}$$

$$A_i \equiv \frac{i_o}{i_i} = A_{is} \frac{R_o}{R_o + R_L} \quad \text{want } R_o \ll R_L$$

↑ short circuit current gain ( $R_L = 0$ )


## Transconductance amp



$$i_i = i_s \frac{R_s}{R_s + R_i} \quad \text{want } R_i \ll R_s$$

$G_m$  is short circuit transconductance (mhos A/V)

## Transresistance (or trans impedance) amp



$R_m$  is open circuit transresistance (ohms V/A)

Input R: apply  $V_S$ , measure  $i_i$

Output R: apply  $V_i$ ,  $V_x$  to output, measure  $i_x$

Note that all these models are related (and unidirectional lateral)


$$A_{vo} V_i = A_{is} \left( \frac{V_i}{R_i} \right) R_o \rightarrow A_{vo} = A_{is} \frac{R_o}{R_i}$$

show  $A_{vo} = G_m R_o$ ,  $A_{vo} = R_m / R_i$ ; e.g. 1.4 BJT;

## Frequency Response of Amplifiers

### Transfer function

$$v_i = v_i \sin(\omega t)$$




$$v_o = v_o \sin(\omega t + \phi)$$

Amplitude response  $|T(\omega)| = \frac{V_o}{V_i}$

$$T(\omega) = \frac{V_o(\omega)}{V_i(\omega)}$$

Phase response  $\angle T(\omega) = \phi$

### Bandwidth



Complex frequency variables (includes both amplitude and phase)

Reactive components: Inductance  $L$  has impedance  $j\omega L$  or  $sL$


Capacitance  $C$  has impedance  $1/j\omega C$  or  $1/sC$

$T(\omega)$  is a complex function

$$T(s) \equiv \frac{V_o(s)}{V_i(s)} : \text{replace } s \text{ by } j\omega \text{ to get physical frequencies}$$

## STC (single time constant) R-C circuits

### Step response




$$V_0(t=0) = 0, \quad V_0(t=\infty) = V_0$$

$$V_0(t) = V_0(1 - e^{-t/RC})$$

$$i_R = \frac{V_I - V_0}{R} = \frac{V_0}{R} e^{-t/RC}$$

$$V_0 = i_R R = V_0 e^{-t/RC}$$



### Sinusoidal Steady State

$$V_c(t) = \text{Re}[\tilde{v}_c e^{j\omega t}] \quad (\text{phasor magnitude \& phase})$$

Capacitor eq.

$$\frac{dv_c}{dt} = \frac{i_c}{C} \quad \text{becomes} \quad j\omega \tilde{V}_c = \frac{\tilde{I}_c}{C}$$

Impedance

$$\tilde{Z}_c = \frac{\tilde{V}_c}{\tilde{I}_c} = \frac{1}{j\omega C}$$

(=  $j\omega L$  for inductor)

(=  $R$  for resistor)

### Low pass

$$\tilde{V}_0 = \tilde{V}_I \frac{\tilde{Z}_c}{\tilde{Z}_c + \tilde{Z}_R} = \tilde{V}_I \frac{\frac{1}{j\omega C}}{\frac{1}{j\omega C} + R} = \tilde{V}_I \frac{1}{1 + j\omega RC}$$


$$\left( \text{low pass response } \frac{K}{1 + j\frac{\omega}{\omega_0}} \right)$$

magnitude:  $\left| \frac{\tilde{V}_0}{\tilde{V}_I} \right| = \frac{1}{[1 + (\omega RC)^2]^{1/2}}$  phase  $\angle \tilde{V}_0 = -\tan^{-1} \omega RC$


Single – time – constant Networks

STC nets: reduced to 1 reactive component and 1 resistance

Low pass



High Pass





$$\left| \frac{V_o}{V_s} \right| = \frac{\omega RC}{[1 + (\omega RC)^2]^{1/2}}$$

$$\angle \hat{V}_o = -\tan^{-1} \omega RC$$


$$= \tan^{-1} \omega_0 / \omega$$

$$V_o = \frac{\frac{1}{j\omega C}}{\frac{1}{j\omega C} + R} V_i$$




$$V_o = \frac{1}{1 + j\omega CR} V_i$$

$\tau$





e.g. 1.5

Types




ex 1.15, 1.16, 1.19

Digital LogicInverter – basic building blockTransfer characteristicNoise Margins (for 1 inverter driving another)

$$NM_H = V_{OH} - V_{IH}$$



$$NM_L = V_{IL} - V_{OL}$$

Ideal VTC



Homework : Read pp 60-92 D1.2, 1.33, 1.49


### Example Circuit



How can you make a NAND / NOR circuit?


## Operational Amplifiers

- IC opamp – versatile, easy to design with, not basic device but building block



- Ideal OpAmp
- infinite input impedance – no current drawn from terminals 1 & 2
- out  $V_3 = A (V_2 - V_1)$ 
  - independent of current drawn
  - output impedance is zero
- $V_2 = V_1 \rightarrow V_3 = 0$  regardless of input offset – common mode rejection infinite
- dc coupled
- A constant from  $\omega = 0$  to  $\omega = \infty$
- $A = \infty$

ex 2.3


Inverting Configuration

- Negative feedback – stable & accurate
- Virtual ground at  $V_1 \sim 0$  ( $v_1$  tracks  $v_1$  not a short!)
- $i_i$  goes into  $R_2$  not into opamp since infinite input impedance

$$V_0 = V_1 - i_i R_2 = -\frac{V_I}{R_1} R_2 \quad i_2 \sim i_1 \sim \frac{V_I}{R_1}$$

close  
loop  
gain

$$G \equiv \frac{V_0}{V_I} = -\frac{R_2}{R_1}$$



output is inverted and  
amplified




Finite Open Loop Gain

- $V_0 = A(V_2 - V_1) = -AV_1 \Rightarrow V_1 = -\frac{V_0}{A}$  (not zero)
- $i_1 = \frac{V_I - (-\frac{V_0}{A})}{R_1} \approx i_2 = \frac{-\frac{V_0}{A} - V_0}{R_2}$
- $-\frac{R_1}{R_2} V_0(1 + \frac{1}{A}) - \frac{V_0}{A} = V_I \Rightarrow V_0(1 + \frac{1}{A} + \frac{R_2}{R_1} \frac{1}{A}) = -\frac{R_2}{R_1} V_I$
- $G \equiv \frac{V_0}{V_I} = \frac{-\frac{R_2}{R_1}}{1 + (1 + \frac{R_2}{R_1}) / A}$
- Want  $1 + \frac{R_2}{R_1} \ll A$  to minimize effect of finite open loop gain

e.g. 2.1

e.g. 2.1

a)  $\underline{A}$        $\underline{G}$ 

$10^3$	-91
$10^4$	-99
$10^5$	-99.9

, =  
 $b_{n-1} \dots b_2 b_1 b_0$   
 MSB      LSB

$$D = b_0 2^0 + b_1 2^1 + \dots + b_{n-1} 2^{n-1}$$

-9 mv  
 -.99 mv  
 -0.1 mv

b)  $A = 10^5 \rightarrow 0.5 \times 10^5 |G|: 99.9 \rightarrow 99.8 \sim -0.1\%$ 

- Don't need extremely large open loop gain for  $G \sim 100$

Input and Output Resistances


$$R_{in} \equiv \frac{V_I}{i_i} = \frac{V_I}{V_I/R_1} = R_1$$

for high gain  $R_1$  can't be too high (or  $R_2/R_1$  is low) in inverting configuration


since  $V_1 = 0$  for  $A = \infty$

$R_{out} \sim$  zero (ideal voltage source)

Equiv. Current



e.g. 2.2



$$V_1 = -\frac{V_0}{A} = 0$$

$$i_1 = \frac{V_1 - 0}{R_1} = i_2$$

$$V_2 = 0 - i_2 R_2 = -\frac{V_1}{R_1} R_2$$

$$i_3 = \frac{-\left(-\frac{R_2}{R_1} V_s\right)}{R_3}$$

$$i_4 = i_3 + i_2 = \frac{V_1}{R_1} + \frac{R_2}{R_1 R_3} V_1$$

$$V_0 = V_x - i_4 R_4 = -V_1 \frac{R_2}{R_1} - V_1 \frac{R_4}{R_1} + \frac{R_2 R_4}{R_1 R_3} V_1$$

$$= -\frac{R_2}{R_1} V_1 \left( 1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$$


Choose  $R_1 = 1\Omega$ , limit  $R_2 = 1M\Omega$

Can get  $G = -100$  if  $1 + R/R_2 + R_4/R_3 = 100$


$R_4 = 1M\Omega \rightarrow R_4/R_3 = 100 - 2 = 98$ ;  $R_3 = 10.2k\Omega$

avoid a choice of

$$R_2 = 100 \text{ M}\Omega \text{ for } R_{in} = 1 \text{ M}\Omega$$

Other Applications of the Inverting Configuration

$$\frac{V_o}{V_i} = -\frac{Z_2}{Z_1}$$




## Miller Integrator

$$Z_1 = R, Z_2 = \frac{1}{sC} \Rightarrow \frac{V_o}{V_i} = -\frac{1}{j\omega CR} \left( \text{lowpass like } \frac{1}{1+j\omega CR} \text{ but zero corner freq } \frac{\omega}{\omega_0} \gg 1 \right)$$


$$i_i = \frac{V_i(t)}{R} \Rightarrow V_o(t) = V_c - \frac{1}{C} \int_0^t i_i(t) dt = V_c - \frac{1}{CR} \int_0^t V_i(t) dt$$

initial voltage
inverting
integration time constant

Differentiator  $z_1 = 1/sC, Z_2 = R$ 


$$\frac{V_o}{V_i} = -sCR = -j\omega CR \left( \text{high pass like } \frac{k}{1-j\omega_0/\omega} \text{ but } \frac{\omega}{\omega_0} \gg 1 \right)$$

$$\Rightarrow V_o(t) = -CR \frac{dV_i(t)}{dt}$$




$$i_i = C \frac{dv_i}{dt}$$

$$V_o = -i_i R$$



Other Applications (cont.)

## Weighted Summer




$$i_f = V_1 / R_f \quad i = \sum_{n=1}^n i_n = i$$

$$V_0 = 0 - iR_f$$

$$\therefore V_0 = -R_f \left( \frac{1}{R_1} V_1 + \frac{1}{R_2} V_2 + \dots + \frac{1}{R_n} V_n \right)$$

Can integrate, differentiate, sum  $\rightarrow$  math operations  $\rightarrow$  "operational" amplifier (for analog computer)


ex, 2.6, D2.7, D2.8, D2.9



$$\begin{aligned} \frac{V_0}{V_i} &= -\frac{Z_2}{Z_1} = -\frac{(R_2 \parallel C_2)}{R_1} = -\frac{1}{\frac{1}{R_2} + j\omega C_2} \\ &= -\frac{R_2 / R_1}{1 + j\omega \underbrace{C_2 R_2}_j} \quad \text{LP type} \quad \left( \frac{k}{1 + j\omega / \omega_0} \right) \end{aligned}$$

$$\text{dcgain} = -R_2 / R_1 = -100 \text{ v/v}$$

$$\omega(3\text{db}) = 1 / C_2 R_2 = 1 / (10^{-9} \cdot 10^5) = 10^4 \text{ rad/s}$$

Non-inverting Configuration



virtual short between input

$$v_2 - v_1 = \frac{V_0}{A} \sim 0 \quad \text{for } A \rightarrow \infty$$

$$V_0 = V_I + \left( \frac{V_I}{R_1} \right) R_2$$

$$\frac{V_0}{V_I} = 1 + \frac{R_2}{R_1} \quad \text{note voltage divider on } V_0$$

$$V_I \sim V_1 = V_0 \frac{R_1}{R_1 + R_2}$$

Positive gaininput impedance  $\sim \infty$  (great as buffer amp)output impedance  $\sim 0$  (taken at voltage source)

Unity Gain

$$R_2 = 0$$

Buffer Amp


$$R_1 =$$

$$\infty$$

**"Voltage Follower"**

$$V_0 = V_I$$


good to connect high output impedance source to low input impedance load (microphone to speaker)



ex 2.10, 2.11, D2.12, 2.13

Op-amp Exercises

Ex D2.12

Want  $A_r = 2$  with  $I_p = 10\mu\text{ A}@10\text{V}$ 

$$\frac{V_0}{V_I} = 1 + \frac{R_2}{R_1} = 2 \rightarrow \frac{R_2}{R_1} = 1$$

$$i = \frac{10\text{V}}{R_1 + R_2} = 10\mu\text{A} \quad \frac{10\text{V}}{2R_1} = 10\mu\text{A} \quad R_1 = \frac{5\text{V}}{10 \times 10^{-6}\text{A}} = .5\text{M}\Omega = R_2 = R_1$$

ex 2.13 if  $A_{V0}$  is finite

$$V_0 = V_I - V_0 / A = \frac{R_1}{R_1 + R_2} V_0 \quad V_0 \left( \frac{R_1}{R_1 + R_2} + \frac{1}{A} \right) = V_I$$

$$G \equiv \frac{V_0}{V_I} = \frac{A(R_1 + R_2)}{R_1 A + R_1 + R_2} = \frac{1 + R_2 / R_1}{1 + \frac{R_1 + R_2}{R_1} \frac{1}{A}} = \frac{1 + R_2 / R_1}{1 + \left(1 + R_2 / R_1\right) \frac{1}{A}} \quad Q \in D$$

b.

$$\epsilon \sim \left(1 + \frac{R_2}{R_1}\right) \frac{1}{A} = \frac{1+9}{10^3} \sim 10^{-2} = \begin{matrix} 10^3 & 10^4 & 10^5 \\ 1\% & .1\% & .01\% \end{matrix}$$

$$\begin{aligned} \text{if } V_I = 1\text{V} \quad V_2 - V_1 &\sim 1 \sim (10^{-2}) \sim 10\text{mV} \quad 1\text{mV} \quad 0.1\text{mV} \\ &= V_0 / A \\ A &\sim 10^2 \end{aligned}$$


H.W. Read pp 85-108

Probs. 2.2, 2.8, 2.28, 2.46



Examples of Op Amp Circuits

e.g. 2.5 high input R voltmeter

100 $\mu$  A full scale ?R for V = +10V

$$i = \frac{V}{R} = \frac{10V}{R} = 100\mu A \Rightarrow R = 100k\Omega$$

 $R_m$  does not matter!  $R_{\text{internal}} = \infty$  !

e.g. difference amp-combine inv + non-inv

 $i_2 = i_1, i_4 = i_3, v_- = v_+$  (here, without superposition)

$$V_0 = V_1 + i_2 R_2 + i_1 R_1, \quad i_1 = \frac{V_- - V_1}{R_1}$$


 $\downarrow$ 

$$V_+ = V_2 \frac{R_4}{R_3 + R_4} \rightarrow i_1 = \frac{V_2 \frac{R_4}{R_3 + R_4} - V_1}{R_1}$$

$$V_0 = V_1 + \left( \frac{V_2}{R_1} \frac{R_4}{R_3 + R_4} - \frac{V_1}{R_1} \right) (R_2 + R_1) = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{R_2}{R_4}} V_2 - \frac{R_2}{R_1} V_1$$

For a true difference amp want  $V_0 = 0$  for  $V_2 = V_1 \Rightarrow$  set  $R_2/R_1 = R_4/R_5$ 

$$\Rightarrow V_0 = \frac{R_2}{R_1} (V_2 - V_1) \quad \text{simplify further } R_3 = R_1 \quad R_4 = R_2, \quad R_{in} \equiv \frac{V_2 - V_1}{i}$$



$$V_2 - V_1 = R_1 i + 0 + R_1 i$$

Note: can't have high  $R_{in}$  and high gain


virtual short

$$R_{in} \equiv \frac{V_2 - V_1}{i} = 2R_1$$

Instrumentation Amp: rejection common mode with high input R and high gain

Instrumentation Amp

e.g. 2.7




$$V_{01} - V_{02} = \frac{V_1 - V_2}{R_1} (R_2 + R_1 + R_2) = \left(1 + \frac{2R_2}{R_1}\right) (V_1 - V_2)$$


1<sup>st</sup> stage:

$$V_0 = \frac{R_4}{R_3} (V_{02} - V_{01}) = \frac{R_4}{R_3} \left(1 + \frac{2R_2}{R_1}\right) (V_2 - V_1)$$

$A_d$  is differential gain

2<sup>nd</sup> stage: $V_{cm}$  appears as  $V_{01} = V_{02}$  if  $V_d = 0 \Rightarrow V_0 = 0$ Vary Gain by varying  $R_1$ Input impedance  $\sim \infty$ Usually design 2<sup>nd</sup> stage for gain = 1  $\rightarrow R_3 = R_4 = 10\text{ k}\Omega$  sayProblem: design 1<sup>st</sup> stage for gain of 2  $\rightarrow 1000$   $W_1$   $100\text{ k}\Omega$  potentiometer

$$1 + \frac{2R_2}{R_{1f} + R_{1v}} = 2 \rightarrow 100 \Rightarrow 1 + \frac{2R_2}{R_{1f}} = 1000 \quad 1 + \frac{2R_2}{R_{1f} + 100\text{k}\Omega} = 2$$

Phase Shifter (1<sup>st</sup> order all-pass filter)

$$i = \frac{V_i - V_-}{R_1} = \frac{V_i}{R_1} \left[ 1 - \frac{R}{R + \frac{1}{sC}} \right] = \frac{V_i}{R_1} \frac{\frac{1}{sC}}{R + \frac{1}{sC}}$$

voltage divider on  $V_- = -V_-$   
 $V_- = V_- = V_i \frac{R}{R + \frac{1}{sC}}$

$$V_0 = V_- - iR_1$$

$$= V_i \frac{R}{R + \frac{1}{sC}} - \frac{\frac{1}{sC}}{R + \frac{1}{sC}} V_i$$

$$\frac{V_0(s)}{V_i(s)} = \frac{R - \frac{1}{sC}}{R + \frac{1}{sC}} = \frac{s - \frac{1}{RC}}{s + \frac{1}{RC}} = -\frac{\frac{1}{RC} - j\omega}{\frac{1}{RC} + j\omega}$$

$$\left| \frac{V_0}{V_i} \right| = 1 \quad \phi = 180^\circ - 2 \tan^{-1}(\omega CR)$$

(-sign)



H.W. Read pp. 92-108

Prob D2.54 (due Sept 15 along with next week's assignments) + Project1


Next class in PC lab for PSpice - will not be on whiteboard but will have voice

## Nonlinear Op Amp Circuits


### Open-loop comparator



### Schmitt Trigger – use positive feedback to help hold state




$$V_+ = \frac{R_1}{R_1 + R_2} V^+ \text{ if output is positive; } = \frac{R_1}{R_1 + R_2} V^- \text{ if negative}$$



Hysteresis  
bistable  
used as memory


for  $\frac{R_1}{R_1 + R_2} = \frac{1}{2}$



point at which switching takes place depends on state

## Non-idea Performance of Op Amps

### Finite open-loop gain & band width



Typical of internally compensated (capacitor feedback for stability)

$$A(s) = \frac{A_0}{1 + s/w_b}$$

$w_b$  is "break" frequency  
( $\cong 2\pi \times 10$  rad/s)

for  $w \gg w_b$

$$A(jw) \cong \frac{A_0 w_b}{jw} \quad ; \text{ reaches unit gain (0db) at } W_t = A_0 W_b$$

$$A(jw) \cong \frac{w_t}{jw} \quad ; w_t \text{ is "unity gain bandwidth" integrator with } \tau = 1/w_t$$

$$\text{Gain Magnitude} \quad |A(jw)| \cong \frac{W_t}{W} = \frac{f_t}{f}$$

$-20$  db/decade is "single pole" or "dominant pole" model

$W_t$  is important spec.

## Effect on Closed-loop Amplifiers


### Inverting

$$\frac{V_o}{V_i} = \frac{-R_2/R_1}{1 + (1 + R_2/R_1)/A} \quad \text{where } A = \frac{A_0}{1 + S/W_b} \cong W_t/S \quad \text{for } W \gg W_b$$

$$= \frac{-R_2/R_1}{1 + \frac{1}{A_0} \left(1 + \frac{R_2}{R_1}\right) + \frac{s}{W_t} \left(1 + \frac{R_2}{R_1}\right)}$$

if  $A_0 \gg 1 + R_2/R_1$  then  $\frac{V_o(s)}{V_i(s)} \cong \frac{-R_2/R_1}{1 + \frac{1}{A_0} \left(1 + \frac{R_2}{R_1}\right) + \frac{s}{W_t} \left(1 + \frac{R_2}{R_1}\right)}$  low pass STC  $(k/(1 + s/W_0))$

Corner freq.  $W_{3db} = \frac{W_t}{1 + R_2/R_1}$



### Non-inverting

similarly  $\frac{V_o}{V_i} = \frac{1 + R_2/R_1}{1 + (1 + R_2/R_1)/A}$


$$\Rightarrow \frac{V_o(s)}{V_i(s)} \cong \frac{1 + R_2/R_1}{1 + \frac{s}{W_t(1 + R_2/R_1)}} \quad \text{low pass STC with same } W_{3db}$$

e.g.  $2.8 f_t = 1\text{MHz}$


Nominal closed loop gain	$R_2/R_1$	$f_{3dB} = \frac{f_t}{1 + R_2/R_1}$
1000	-	$10^6/1000 = 1\text{ kHz}$
100	999	10 kHz
10	99	100 kHz
1	9	1 MHz
-1	0	$10^6/2 = 0.5\text{ MHz}$
-10	1	$10^6/11 = 90.9\text{ kHz}$
-100	10	9.9 kHz
-1000	100	$\sim 1\text{ kHz}$
	1000	

$$G_{inv} = -\frac{R_2/R_1}{1 + (1 + R_2/R_1)/A} \sim -R_2/R_1$$

$$G_{n.i.} = \frac{1 + R_2/R_1}{1 + (1 + R_2/R_1)/A} \sim 1 + R_2/R_1$$



### Feedback Interpretation



- both have same feedback loops (if short  $v_i$ )
- same dependence on finite gain and bandwidth ( $f_{3dB}$ )

Voltage Divider feedback ratio

negative feedback  
loop gain  $-AB$

Amount of feedback  $\equiv 1 - \text{loop gain} = 1 + A\beta$

$f_{3db} = \beta f_t$

ex 2.18 – 2.19

# Gain- bandwidth Product


-

$$W_{fb} = W_b (1 + A_0 \beta) \text{ where } 1/\beta = 1 + R_2/R_1$$


or 3dB

$$\frac{A_0}{1 + A_0 \beta} W_{fb} = A_0 W_b$$


$$A_{fb} = \frac{A_0}{1 + A_0 \beta}$$





Large Signal operation of Op AmpsOutput SaturationSlew rate


$$SR = \left. \frac{dV_o}{dt} \right|_{max}$$




low pass STC response to step

$$\Rightarrow V_o(t) = V (1 - e^{-t/\tau})$$

at step  $V_- = V_+$  will be large transcond. stage supplies max I to 2<sup>nd</sup> stage




$$\frac{V_o}{V_i} = \frac{1}{1 + S/\omega_t}$$

Full Power Bandwidth

$$V_i = \hat{V}_i \sin(\omega t) \quad \frac{dV_i}{dt} = \underbrace{\omega \hat{V}_i}_{\text{peak value}} \cos(\omega t)$$

if  $\omega V_i > SR \Rightarrow$  distortion







spec  $f_m$  = full power bandwidth is freq. at which output with ampl. at  $V_{0max}$  shows SR distortion

$$W_m V_{0max} = SR$$

$$f_m = \frac{SR}{2\pi V_{0max}}; V_o = V_{0max} \frac{W_m}{W} \text{ for } w > w_m \text{ get distortion at } V_{0max}$$

## Input Offset Voltage

  $V_0$  at  $L^+$  or  $L^-$ , 1 nce gain is high  $V_{OS} \sim 1-5$  mV depends on temp




$$V_0 = V_{OS} [1 + R_2 / R_1]$$

e.g.  $1 + R_2 / R_1 = 10^3$ ,  $V_{OS} = 5$ mv  $\rightarrow V_0 = 5$ v zero  $V_-$

741 op amp has add'd terminals to trim  $V_{OS}$


### Capacitive coupling



$$R_1 \text{ dc } \sim \infty \rightarrow V_{OS} \text{ gain (dc) } = 1$$

$$\text{for } W \gg W_0 = 1/CR_1; \text{ gain } = -R_2/R_1$$

### Miller integrator




$$V_0 = V_{OS} + \frac{V_{OS}}{CR} t ; \text{ integrates I to saturation add } R_F \text{ so that } V_0$$

$$A(s) = \frac{A_0}{1 + s/W}$$

has dc component  
less ideal integrator

low  $R_F \rightarrow$  low output offset  $\rightarrow$

Input Bias Current

spec:

$$\text{Average } I_B = \frac{I_{B1} + I_{B2}}{2} \sim 100 \text{ nA (B>T)} \sim \text{pA}$$

input bias current:  
(ε FT)input offset current:  $I_{OS} = |I_{B1} - I_{B2}| \sim 10 \text{ nA}$ output dc voltage (inv and ni)  $V_{0dc} = I_{b1}R_2 \sim I_B R_2$ 

$$V_{0dc}(V_I = 0) = -I_{B2}R_3 + R_2 [I_{B1} - I_{B2} (R_3/R_1)]$$

To reduce  $V_{0dc}$  add  $R_3$ 



$$\text{If } I_{OS} = 0, I_{B1} = I_{B2} = I_B \Rightarrow V_0 = I_B [R_2 - R_3 (1 + R_2/R_1)]$$

$$\text{select } R_3 \text{ s.t. } |A(j\omega)| \cong \frac{W_t}{W} = \frac{f_t}{f}$$

$$I_{B1} = I_B + I_{OS}/2, I_{B2} = I_B - I_{OS}/2 \Rightarrow \underbrace{V_0 = I_{OS}}_{\sim 1/10 G_B R} R_2 \text{ for } R_3 = R_1 \parallel R_2$$

If  $I_{OS} \neq 0$ , $\therefore$  make  $R_3$  at + s.t.  $= R_{in} (=R_1 \parallel R_2)$  at - input for dc couplingfor ac coupling



choose

 $R_3 =$  $R_2$ need dc to grd  
 $\rightarrow R_{in} \neq \infty$   
 $= R_3$ 


H.W. 2.75, 2.80, 2.85

Read Chap 3 pp 122-137

## Ideal Diode




## Rectifier



generates dc from  
ac  
dc > 0

ex 3.3  $V_{I\text{peak}} = 10V$ ,  $R=1k$   $i_{D\text{peak}} = 10V/1k = 10 \text{ ma}$

$$\text{avg} \equiv V_{dc} = \frac{10 \left[ \int_0^{\pi} \sin \theta d\theta + \int_{\pi}^{2\pi} 0 d\theta \right]}{\int_0^{2\pi} d\theta} = \frac{10V[2+0]}{2\pi} = \frac{10}{\pi} = 3.18V$$



Pass Transistor Logic

every circuit node must always have a low resistance path to  $V_{DD}$  or  $V_{SS}$  (gnd)

Input signals are driven by inverters or active eMOS logic

Can't cascade PTL circuits if y becomes a high impedance node


PTL - fast, area efficient

D latch

H.W. 5.92, 5.93, 5.100, 5.101. 5.107, 5.108

## Simple Diode Circuits

### Diode Logic




Logic	Voltage
1	+5V
0	0V


$$Y = A \cdot B \cdot C$$

since any of A, B, C, = low  $\Rightarrow$  Y low

$\therefore$  all must high for Y to be high



ex 3.4




assume on

$$I = 5 / 2.5 \text{ k} = 2 \text{ ma}$$

$$V = 0 \text{ (really } \epsilon \text{)}$$


(b)



1) assume on  $I = 2 \text{ ma}$  NOT POSSIBLE since reverse biased

2) assume off  $I = 0$ ;  $V = 5 \text{ V}$

(e)



1. assume all on  $V = 3V$


0) 2, 1 reverse  $\Rightarrow$  off

2. 2, 1 off

$$I = 3V/1k = 3ma$$

$$V = 3V$$

ex 3.5




$$V_{avg} = \frac{10 \int_0^{2\pi} \sin \theta d\theta}{\int_0^{2\pi} d\theta} = -\frac{\cos \theta \Big|_0^{2\pi} - 10}{2\pi} = \frac{10}{\pi}$$

$$I_{avg} = \frac{V_{avg}}{R + 50}$$

$$R = \frac{V_{avg}}{I_{avg}} - 50 = \frac{318}{10^{-3}} - 50$$

$$= 3.13 k\Omega$$



Crystalline Silicon

4 valence electrons –  $\text{Si}^{+4}$  – Diamond x-tal structure

all bonds complete at 0°k – insulator

"intrinsic semiconductors" – no impurities

$T > 0^\circ\text{K}$  – lattice vibrations – break bonds

thermal generation of mobile electrons and "holes"

(also optical generation – silicon solar cell)

$$\# \text{ of bonds} = 4N_{\text{Si}} = 2 \times 10^{23} \text{ cm}^{-3}$$


Thermal Equilibrium

$$n_0 p_0 = n_i^2(T) \quad n_i \text{ doubles every } 10^\circ$$

mobile electron density  $\rightarrow n_0$  hole  $\rightarrow p_0$

$n_i \sim 10^{10} \text{ cm}^{-3}$  at  $300^\circ\text{K}$  (1 in  $2 \times 10^{13}$  bonds are broken)

Doping Donors- Group V – P, As, Sb - donate a free electron to lattice



Still neutral since  $\text{As}^+$  ion is bound in lattice

"extrinsic" silicon:  $n_0 \cong N_d$  indep of  $T$

# of donors  $N_d \gg n_i$  – "n-type"


hole concentration suppressed since large # of  $e^-$ 's combine


$$n_0 p_0 = n_i^2$$

e's – majority  
carriers

h's – minority  
carriers

Acceptors – Group III Boron



Transport of CarriersDrift


$V_{\text{thermal}} \sim 10^7 \text{ cm/s at } 300^\circ \text{K}$

$F_c = -qE$ ; on average  $V_{\text{dn}} = \frac{\Delta \bar{x}}{\Delta t} = -\mu_n E$


electron mobility  $\sim 1400 \text{ cm}^2/\text{V-s}$

$V_{\text{dp}} = \mu_p E$

hole mobility  $\sim 500 \text{ cm}^2/\text{V-s}$

Diffusion


- carriers go from high concentration to low by thermal motion

ph junction

open  
current E  
field


← — — —  
causes drift  
current  $\propto$   
 $e^{kt}$

— — — —  
→  
diffusion  
current  
balances



P<sub>n</sub> junction under bias


Forward – carrier densities  $P_n = P_{n0} e^{V_D/V_T}$   $n_p = n_{p0} e^{V_D/V_T}$



$$I_D = I_s (e^{V_D/nV_T} - 1)$$

saturation or scale current  $\rightarrow$   $I_s$


emission coeff.  $\rightarrow$   $n$

Reverse


- increase barrier by  $qV_D$  – decrease diffusion of majority carriers
- no effect on minority carriers which wander near jcn and are swept across
- upset in eq.  $\rightarrow I_{sat}$  – due to thermal generation
- increase depletion layer width and charges it like a non-linear capacitor

Contacts - Ohmic (non-rectifying)

junction potential  $V_0$  is compensated at contacts under open circuits conditions



## Characteristics of p-n Junction Diodes



Forward Bias

$$i = I_s \left( e^{\frac{v}{nV_t}} - 1 \right)$$

$I_s$ : saturation or scale current  
 $n$ :  $\sim 1$  for IC,  $\sim 2$  for discrete  
 $V_t$ : thermal voltage  
 $\sim 10^{-15}A$ , depends on  $T$

$$V_t = \frac{kT}{q}$$

$\sim 25mV$  at room temp


for  $i \gg I_s$   $i \cong I_s e^{\frac{v}{nV_t}} \Rightarrow V = nV_T \underbrace{\log_e}_{\ln} \frac{i}{I_s} = 2.3n V_T \log_{10} \frac{i}{I_s}$

at 2 different voltages  $V_1, V_2$

$$\frac{I_2}{I_1} = e^{(V_2 - V_1)/nV_t} \Rightarrow V_2 - V_1 = 2.3n V_T \log_{10} \frac{I_2}{I_1}$$

$\therefore$  every factor of 10 increases in current  $\rightarrow 2.3nV_T$  increase in  $V$

rule of thumb :  $0.1V/\text{decade}$



60 mV for  $n = 1$

120 mV  $n = 2$

e.g. 3.3

1 mA diode at  $V = 0.7$

$$i = I_s e^{v/nV_t}$$

$$\Rightarrow I_s = i e^{-v/nV_t}$$

$$\begin{array}{ll}
 n = 1 & I_s = 10^{-3} e^{-0.7/0.025} = 6.4 \times 10^{-16} \\
 n = 2 & I_s = 10^{-3} e^{-0.7/0.050} = 8.3 \times 10^{-10}
 \end{array}
 \left. \vphantom{\begin{array}{l} n = 1 \\ n = 2 \end{array}} \right\} \begin{array}{l} 10^6 \text{ diff in } I_s \\ \text{because of exp in } n \end{array}$$

Temperature Dependence  $I_S$  and  $V_T$  depend on  $T$ 

Rule:  $V$  decrease  $\sim 2\text{mV}$  for increase of  $1^\circ\text{C} \rightarrow$  electronic thermometer

Ex 3.6  $n = 1.5$   $i_i$   $0.1\text{ ma} \rightarrow 10\text{ma}$ ,  $A$   $V$ ?

$$\Delta V = 2.3 n V_T \log_{10} \frac{I_2}{I_1} = 2.3(1.5)(2.5\text{mV}) \underbrace{\log_{10} 100}_2 = 172.5\text{mV}$$

Ex 3.8  $I_S$  rises by  $15\%/^\circ\text{C}$   $I_S = 10^{-14}\text{A}$  at  $25^\circ\text{C}$ ,  $I_S$  ( $125^\circ\text{C}$ )?

$$I_S (125^\circ\text{C}) = \underbrace{(1.15)^{100}}_{\sim 10^6} 10^{-14}\text{A} = 1.17 \times 10^{-8}\text{A} \quad (10^6 / 100^\circ\text{C})$$

Reverse bias region

$$i = I_S \left( e^{\frac{V_A}{nV_T}} - 1 \right)$$

small for  $v = -\text{several } nV_T \sim -200\text{mV}$


$i = I_S$  hence saturation current

but real diodes have  $|i| \gg |I_S|$  by  $\sim 10^4 - 10^5$  due to leakage defects

( $10^{-14} \rightarrow 10^{-9}\text{A}$  still small)

Breakdown region

breakdown voltage at "knee" of  $i$ - $v$  curve is



Skim pp 138-155

Read pp 155-171

HW 3.9, 3.16, 3.23





## Review for Exam


Op-Amps 1> Two inputs track each other 2> No current flows input inputs

(first order approximation)


Derive  $V_0 / V_I$  for

- Non-inverting amp
- Inverting
- Summer
- Difference amplified

Finite Open Loop Gain and Bandwidth




## Diodes




simplest model

$$i_D = I_S (e^{\frac{V_D}{V_T}} - 1) \sim I_S e^{\frac{V_D}{V_T}}$$





$$V_T = kT/q = 25\text{mV at } 25^\circ$$


$$V_2 - V_1 = \underbrace{2.3 n V_T}_{\sim 0.1 \text{ volts}} \log I_2/I_1$$



PWL model




## Analysis of Diode Circuits



Algebraic method:

$$\left. \begin{aligned} I_D &= I_S e^{\frac{V_D}{nV_T}} \\ I_D &= \frac{V_{DD} - V_D}{R} \end{aligned} \right\} \begin{array}{l} \text{Solve for} \\ I_D \text{ and } V_D \end{array} \quad \text{(May need a computer program)}$$

### Graphical Method



e.g. 3.4  $V_{DD} = 5V$ ,  $R = 1k\Omega$ ,  $I_D = 1mA$ ,  $V_D = 0.7V$ ,  $V_D$  changes by  $0.1V/(\text{decade } I_D)$

Iterative method

$$(1) \text{ assume } V_D = \underbrace{0.7V}_{V_1, I_1 = 1mA}, (2) I_D = \frac{V_{DD} - V_D}{R} = \frac{5 - 0.7}{1k\Omega} = \underbrace{4.3mA}_{I_2} \text{ (estimate 1)}$$

$$V_2 - V_1 = \underbrace{2.3n V_T}_{0.1} \log \frac{I_2}{I_1} \Rightarrow (3) V_2 = 0.7V + 0.1 \log \frac{4.3mA}{1mA} = 0.7631$$

use in


$$(4) \text{ assume } V_D = 0.763, I_D = (5 - 0.763)/1 = \underline{4.237} \text{ mA}$$

$$(5) V_D = 0.763 + 0.1 \log 4.237/4.3 = \underline{0.762} \text{ stop}$$

p-spice works this way



## Piece-Wise Linear Model





$i_D = 0$  for  $V_D \leq V_{DD} \leftarrow$  eg  $0.65\text{V}$

$$i_D = \frac{V_D - V_{DD}}{r_D} \text{ for } V_D > V_{DD}$$


$\swarrow$  e.g.  $20\ \Omega$

if diode 10x area  $\rightarrow V_D = 2\ \Omega$ ,  
 $V_{DD} = 0.65\text{V}$




correct to  $\pm 0.1\text{V}$  from  $0.1$   
 $\rightarrow 10\text{mA}$  good 1<sup>st</sup> approx


see eg 3.5



ex 3.16



b) PWL  $V_{DD} = 0.65$   $r_D = 20\ \Omega$



c) const  $V_D = 0.7$

. Iterative

$$V_D = 0.7\text{V} \rightarrow I_D = \frac{V_{DD} - V_D}{R} = \frac{5 - 0.7}{10\text{k}} = 0.43\text{mA}$$


$$V_2 = 0.7\text{V} + 0.1 \log_{10} \frac{.43}{1} = 0.663 \rightarrow I_D = .434\text{mA}$$

$$I_D = \frac{V_{DD} - V_{D0}}{R + r_D} = \frac{5 - 0.65}{10\text{k} + 20} = \frac{4.35}{1020} = 0.434\text{mA}$$

$$I_D = V_{DD} + I_D V_D = 0.65 + 0.434 \times 10^{-3} (20) = 0.659\text{V}$$

$$I_D = \frac{V_{DD} - V_{D0}}{R} = \frac{5 - 0.7}{10\text{k}} = 0.43\text{mA} \quad V_D = 0.7\text{V}$$

Ex D3.18




Want each diode to drop 0.8v

$\therefore$  need 10mA current since  $0.761 + 0.1 \text{ v/decade}$

$$V_2 = 0.7 + 0.1 \log I_2 / = 0.8$$

Small Signal Model

		$i_D(t) \cong I_S e^{(V_{D0} + V_d)/nV_T}$ $= \underbrace{I_S e^{V_{D0}/nV_T}}_{I_D} e^{V_d/nV_T}$
If $V_d \ll nV_T$ ( $< 10\text{mV}$ ) $\Rightarrow i_D \cong I_D (1 + V_d/nV_T)$	small signal approximation	
$i_D(t) = \underbrace{I_{D0}}_{\text{dc current}} + \underbrace{\frac{I_{D0}}{nV_T} V_d(t)}_{\text{small signal component}}$	$r_d = \frac{nV_d}{I_D}$	diode small signal resistance

Note:


$$r_d = \frac{1}{\left. \frac{\partial i_D}{\partial V_D} \right|_{i_D = I_D}} \quad \text{since} \quad \left. \frac{\partial i_D}{\partial V_D} \right|_{i_D = I_{DQ}} = I_D \frac{1}{nV_T} e^{V_{D0}/nV_T} = \left. \frac{i_D}{nV_T} \right|_{i_D = I_{DQ}} = \frac{I_D}{nV_T} = \frac{1}{\sqrt{d}} \quad \text{diode small signal conduct}$$

at  $I_D$ ,  $V_D = V_{D0} \Rightarrow i_D = \frac{1}{r_d} (V_D - V_{D0})$


$\nearrow$  total current  
 $I_D + i_d$

$\Rightarrow V_D = V_{D0} + i_d r_d$

$\nearrow$  total voltage  
 $\nearrow$  bias pt dc voltage  
 $\nearrow$  incremental voltage  $V_d$




## Separate de bias analysis & signal analysis




$$\begin{aligned} \underline{V_{DD}} + \underline{V_S} &= \underline{i_D}R + V_{D0} + \underline{i_d}r_d \\ &= \underline{I_D}R + V_{D0} + \underline{i_d}(R + r_d) \end{aligned}$$

Sum the results of 2 analyses:



$$V_{DD} = I_D R + V_D$$

dc analysis




$$V_S = i_d(R + r_d)$$

small signal analysis

note:

$$V_d = V_S \frac{r_d}{R + r_d} \text{ (voltage divide)}$$

ex D 3.23



want  $V_0 = 3V$  when  $I_L = 0$ ;  $r_d = V_0 / I_L = 40mV / 1ma$ ;

what is R? what's Area of VEN rel. to 1ma,  $n=1$


- $4V_D = 3V @ I_L = 0 \Rightarrow V_D = 0.75V$
- $4r_d = 40mV / 1ma \Rightarrow r_d = 10\Omega$ ;  $r_d = nV_T / I_D = 25mV / I_D$  for  $n = 1 \Rightarrow I_D = 35mV / 10\Omega = 2.5mA$
- at  $I_L = 0$ ,  $(15-3)V = (2.5mA)R \Rightarrow R = 4.8k\Omega$
- Relative Junction Area  $\propto I_S$

$$\begin{aligned} I_D &\cong I_S e^{V_D / nV_T}; \quad 2.5mA = I_S e^{75 / 25mV} \\ 1mA &= I_{S1} e^{77 / 25mV} \end{aligned} \left. \vphantom{\begin{aligned} I_D &\cong I_S e^{V_D / nV_T}; \\ 1mA &= I_{S1} e^{77 / 25mV} \end{aligned}} \right\} \frac{I_S}{I_{S1}} = \frac{2.5 / e^{75 / 25mV}}{1 / e^{77 / 25mV}} = \frac{2.5}{e^2} = .338$$

H.W. Probs 3.48, 3.57, D3.50, 3.68; Collect on Monday




## Zener Diodes



- operate in breakdown region
- good for regulation because of steep slope
- close to linear; incremental or dynamic resistance  $r_Z$


Model



$I$  increases rapidly from  $I_{sat}$  at  $-V_{zk} \rightarrow$  avoid knee region of operation  $I > I_{zk}$

see e.g. 3.8



ex D 3.26

$$I_Z = (15 - 4.75) / (200 + 7) = 20$$

$$V_{Z0} = 5.1V - (50mA) 7 = 4.75V$$


$$V_Z (I_L = 0) = V_{Z0} + I_Z r_z = 4.75 + (50mA) 7 = 5.1V$$

$$\text{line reg} = r_z / (R + R_Z) = 7/207 = 33.8 \text{ mV/V}$$


$$\text{Load reg} = -(r_z \parallel R) 1/LR = 1/r_z + 1/R = (R + r_z)/(R r_z)$$

$$= -7(200)/207 = -6.8 \text{ mV/mA}$$

## Rectifier Circuits




### Half-wave rectifier



$$V_0 = 0; V_S < V_{D0}$$


$$V_0 = \frac{R}{R + r_D} V_S - V_{D0} \quad \frac{R}{R + r_D}; V_S \geq V_{D0} \cong V_S - V_{D0} \quad (r_s \ll R)$$



Important Specs: -peak current, P|  
voltage

- choose ~ 50% greater than 1/3

ex 3.27 neglect  $r_D$ ;  $V_S = V_S \sin \theta$ ,  $V_0 = V_S \sin \theta - V_{D0}$  ( $V_S > V_{D0}$ )



$$\sin \theta = \frac{V_{D0}}{V_S} \text{ at conduction} \Rightarrow \theta_{\text{start}} = \sin^{-1} \frac{V_{D0}}{V_S}; \theta_{\text{end}} = \pi - \theta_{\text{start}}; \text{total} = \frac{\pi - 2\theta_{\text{start}}}{\text{cycle}}$$

b)

$$\text{average dc level} = \frac{\int_{\theta_s}^{\theta_c} V_o(\theta) d\theta}{\int_0^{2\pi} d\theta} = \frac{V_s}{2\pi} \left[ \cos(\sin^{-1} \frac{V_{D0}}{V_s}) - \cos(\pi - \sin^{-1} \frac{V_{D0}}{V_s}) \right] - \frac{V_{D0}}{2\pi} [2\theta - \pi]$$

$$\text{if } V_{D0} \ll V_s \quad \cong \quad \frac{V_s}{\pi} - \frac{V_{D0}}{2}$$

c) Peak diode current  $I_{\text{peak}} = (V_s - V_{D0})/R$

$$V_s(\text{rms}) = 12 \text{ V}, V_{D0} = 0.7 \text{ V}, R = 100 \Omega$$


$$V_s(\text{peak}) = 12\sqrt{2}$$

$$\theta = \sin^{-1}(0.7/17) = 2.4^\circ \text{ conduction } \hat{U} = 175^\circ / 360^\circ$$

$$\text{b. } V_{\text{dc}} = \frac{1}{\pi} [17 - 0.7/2] = 5.4 - 0.34 = 5.06 \text{ V}$$

$$\text{c. } I_{\text{peak}} = 17 - 0.7 = 16.3 \text{ mA}; P/V = 12\sqrt{2} = 17 \text{ V}$$


## Full Wave Rectifiers



$$P|V = 2V_S - V_{DD} \text{ (center top)}$$

$$P|V = V_3 - 2V_{D0} + V_S - V_{D0} \text{ (bridge)}$$

## Peak Rectifier



$V_R$  is peak to peak ripple voltage

$V_0$  varies from  $V_p$  to  $V_p - V_T \sim V_p$  for  $CR \gg T$

$V_{0avg}$  = output dc voltage =  $V_p - 1/2 V_r$

during diode off  $V_0 = V_p e^{-t/T}$ , at end of  $T$   $V_p - V_r \cong V_p$

$\Rightarrow V_r \cong V_p T/CR$  for  $CR \gg T$ ; for  $V_r \ll V_p$   $I_L \cong V_p/R$  ( $\sim$  const)

conduction interval  $\tau$ ;  $V_p \cos(\omega \tau) = V_p - V_r$

for small  $\omega \tau$   $\cos(\omega \tau) \cong 1 - 1/2 (\omega \tau)^2$


$$\Rightarrow \omega \Delta t = \sqrt{\frac{2V_r}{V_p}}$$

$$Q_{\text{supplied}}(r \rightarrow t) \text{ to } C = i_{\text{cavg}} r \rightarrow t \quad Q_{\text{lost}} = CV_r$$

$$i_{\text{Davg}} = I_L \left( 1 + \pi \sqrt{\frac{2V_p}{V_r}} \right) \gg I_L \text{ for } V_r \ll V_p$$

$$i_D \text{ at onset } (t = -\Delta t) \quad \text{use } i_D = C \frac{dv}{dt} + i_L \quad V_T \cos(\omega \epsilon \Delta t)$$

$$i_{\text{Dmax}} = I_L \left( 1 + 2\pi \sqrt{\frac{2V_p}{V_r}} \right)$$



### Full wave peak rectifier

$$V_r = \frac{V_p}{2fCR} \quad \text{- need } C \text{ only half as large (ripple freq is } 2 \times T \rightarrow T/2)$$

$$i_{\text{Davg}} = I_L \left( 1 + \pi \sqrt{\frac{V_p}{2V_r}} \right); \quad i_{\text{Dmax}} = I_L \left( 1 + 2\pi \sqrt{V_p / 2V_r} \right) \quad \text{currents in each diode are half size}$$

$$\text{Take } V_{D0} \text{ into account } V_p \rightarrow V_p - V_{D0} \quad \frac{1}{2} w + CT \quad V_p \rightarrow V_p - 2V_{D0} \text{ bridge}$$

Bridge rect + filter C across R, trans. secondary 12V(rms)@6V  $V_{D0} = 0.8V$ ,  $R = 100\Omega$

ex D3.30 ? C for IV p-p ripple

$$V_r = \frac{V_p - 2V_{D0}}{2fCR} = 1V \Rightarrow C = \frac{V_p - 2V_{D0}}{2fRV_r} = \frac{12\sqrt{2} - 1.6}{2 \cdot 60s^{-1} \cdot 100\Omega} = 1283 \mu F$$

$$V_0 \cong V_p - 2V_{D0} = 15.4 \quad V_0(\text{better est.}) = V_p - 2V_{D0} - V_r / 2 = 14.9V$$

$$I_L = V_0 / R = 0.149A$$

$$\text{condition angle } W\Delta t \cong \sqrt{\frac{2V_r}{V_p - 2V_{D0}}} = \sqrt{\frac{2}{15.4}} = .36 \text{ rad} = 20.6^\circ$$

$$\dot{i}_{DaV} = I_L \left( 1 + \pi \sqrt{\frac{V_P - 2V_{P0}}{2V_r}} \right) = .15 \left( 1 + 3.14 \sqrt{\frac{15.4}{2}} \right) = 1.44A$$

$$P|V = V_D - V_{D0} = 17 - 0.8 = 16.2V$$


$$\dot{i}_{Dmax} = I_L \left( 1 + 2\pi \sqrt{\frac{V_P - 2V_{P0}}{2V_r}} \right) \cong 2.7A$$

Select diode w 30% margin  
4A, 20V



# Simple BJT Current Source


## Current Mirror




$I_0 = I_{REF}$  if:

- a. Q2 is in the active region [ $V_0 > V_B(Q_2)$ ]
- b.  $\beta$  goes to infinity
- c.  $r_0(Q_2)$  goes to infinity

$$I_0 \approx \frac{I_{REF}}{1 + \frac{2}{\beta}} \left( 1 + \frac{V_0 + V_{EE} - V_{BE}}{V_A} \right)$$



## Current Source Circuit



Choose  $R_{REF}$  so that:

$$I_{REF} = \frac{V_{CC} - V_{BE} - (-V_{EE})}{R_{REF}}$$



## MOSFETs or IG FETs

These is a four terminal device consisting of the Body, source Gate and Drain.

IG FET (Insulated Gate Field Effect Transistor)

unipolar device ie current is: electrons for nFET

holes for pFET

MOSFET (Metal –Oxide- Semiconductor FET)- only silicon has a good oxide


As  $V_{GS}$  increases from zero, holes are repelled from surface (depletion) and electrons are attracted from the source and drain (accumulation).

An n-inversion layer forms creating a path (channel) from the source to the drain at

$V_{GS} = V_t$  (threshold voltage) {Note: this is not  $V_T$  which is the thermal voltage = 25mV @  $T = 25\text{ C.}$ }



If  $V_{DS}$  is above zero, current flows across channel

For small  $V_{DS}$  this current is linear with  $V_{GS} - V_t$  (excess gate voltage) and is also linear with  $V_{DS}$  (voltage controlled resistor)








Effect of Increasing  $V_{DS}$ 

The voltage between the gate and channel depends on location along channel length and decreases from source to drain. As  $V_{DS}$  increases, channel tapers and becomes more resistive at the drain end. When  $V_{GS} - V_{DS} = V_t$ , the channel "pinches off" at the drain. Increasing  $V_{DS}$  beyond  $V_{GS} - V_t$  does not increase current. (This is known as the constant current region; and is also known as saturation, unfortunately).





# Sub-Threshold Region





## MOSFET I-V Characteristics





Triode Region:

$$V_{GD} \equiv V_{GS} - V_{DS} > V_t \text{ where } V_{DS} \text{ is small}$$

$$i_D = K \left[ 2(V_{GS} - V_t)V_{DS} - V_{DS}^2 \right] \text{ where } K = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right)$$

$\mu_n$  : electron mobility in n channel

$C_{ox}$  : oxide capacitance

Constant Current Region (pinchoff):

$$V_{GS} - V_{DS} \equiv V_{GD} \leq V_t$$

$$V_{DS} \geq V_{GS} - V_t$$

The constant current  $I_D$  equation is as follows:

$$i_D = K(V_{GS} - V_t)^2$$

The equation comes from substituting  $V_{DS} = V_{GS} - V_t$  into the triode equation.


The boundary of the constant current region is given by:


$$i_D = K V_{DS}^2$$

Notes:

$k'_n = \mu_n C_{ox}$  : process transconductance parameter.

$K = \frac{1}{2} k'_n \left( \frac{W}{L} \right)$  : can be set by the designer.



Finite Output Resistance  $r_o$ 

As  $V_{DS}$  increases, pinch off point moves toward source -channel length modulation.

$$K \propto \frac{w}{l}; \quad \frac{\Delta l}{L} = \lambda_n V_{DS}$$

$$\lambda \approx \frac{0.1 \mu n V^{-1}}{L}$$


So,  $K$  (effective increases)

$$i_D = K(V_{GS} - V_t)^2 [1 + \lambda v_{DS}]$$

$$x\text{-intercept at } v_{DS} = \frac{1}{-\lambda} = -V_A$$

$$\text{if } V_A \approx 100V, \quad \lambda \approx 0.01$$

$$i_D = K(V_{GS} - V_t)^2 \left[ 1 + \frac{v_{DS}}{V_A} \right]$$




$$r_o \equiv \frac{1/\partial i_D}{\partial v_{GS}} \text{ evaluated at } v_{GS} = \text{const.}$$



$$= \frac{1}{\lambda K (v_{GS} - v_t)^2} \approx \frac{1}{\lambda I_D} \text{ or we can say}$$

$$r_o = \frac{V_A}{I_D}$$

## Large Signal nMOS Model in CCR



# P-Channel MOSFET



$V_{GS} < V_t$  to induce channel  
(enhancement normally off)

$$i_{D(\text{triode})} = K \left[ 2(v_{GS} - V_t)v_{DS} - v_{DS}^2 \right] \quad \mu_p \approx \frac{1}{2} \mu_n$$

$$K = \frac{1}{2} \mu_p C_{ox} \left( \frac{w}{l} \right)$$

$$k'_p = \mu_p C_{ox}$$

$$v_{DS} \leq v_{GS} - V_t \text{ for pinchoff} \quad (" \geq " \text{ for nFET})$$

CCR:

$$i_{D(\text{CCR})} = K (v_{GS} - V_t)^2 (1 + \lambda v_{DS})$$



## MOSFET vs. BJT Circuits

### 1. MOS

- infinite output resistance
- very useful for voltage source with high R's in common source ckt
- can't be used for current source input

### 2. MOS

#### BJT

$$-gm \propto \sqrt{I_D} \text{ -relatively small } < 1 \frac{\text{mA}}{\text{V}^2}$$

$$gm \propto I_C \text{ -relatively large}$$

good for amplifiers

### 3. CMOS

- high density, low power.(approx. zero static power)
- dominant technology for digital ckts.

## Body Effect- Backgate Bias

As  $V_{BS}$  (backgate bias) goes negative, the depletion region deepens; Also,  $V_t$  increases

B is like another gate; (back gate)

### Punch-Through

- at  $V_{DS} > 20V$  or so, the depletion region from the drain "reaches through" to source and current increases rapidly.

### Avalanche Breakdown

$V_{gB} > 50V$  electron/hole pair creation at junction.


### Oxide Breakdown

$V_{GS} > 50V$  current between the gate and substrate causes permanent damage; usually due to static buildup.

- input protection is important at the pads.



## MOSFET Bias



Source Resistor bias

Want  $V_{DS} > V_{GS} - V_t$  for CCR region

$I_S = I_D$  (like  $\beta = \text{infinity}$ );

Set this by

$$K(V_{GS} - V_t)^2$$

And

$$V_S = -V_{SS} + I_S R_S$$

And

$$V_D = V_{DD} - I_D R_D$$

Can set  $V_{GG}$  by a parallel resistor setup (See figure below)

## FET-DC exercises

Ex 5.12 (5.1)

$$0.4\text{mA} = I_D = K (V_{GS} - V_t)^2 = 0.4 \frac{\text{mA}}{\text{V}^2} (V_{GS} - 2)^2$$

$$(V_{GS} - 2)^2 = 1 ; V_{GS} = 3, \text{ need } V_{GS} > V_t$$

Since,  $V_G = 0$   $V_S = -3\text{V}$ .

$$R_S = \frac{V_S - V_{SS}}{I_D} = \frac{-3 - (-5)}{0.4} = 5k \text{ ohms}$$

$$R_D = \frac{V_{DD} - V_D}{I_D} = \frac{(5 - 1)\text{mA}}{0.4\text{V}} = 10k \text{ ohms}$$

For  $V_D = 1\text{V}$ ;

What is the largest  $R_D$  for the CCR region?

-

Need  $V_{DS} > V_{GS} - V_t$  (like  $V_c > V_b$  in BJT.)

$$V_D - (-3\text{V}) > 0 - (-3\text{V}) - 2\text{V} \Rightarrow V_{D\text{MIN}} > -2\text{V}$$

$$R_{D\text{MAX}} = \frac{V_{DD} - V_{D\text{MIN}}}{I_D} = \frac{[5 - (-2)]\text{V}}{0.4\text{mA}} = 17.5k \text{ ohms}$$

ex 5.13 (eg 5.2)

Q1: Design R for  $I_D = 0.4\text{mA}$

$$V_D - V_G = 0 \Rightarrow V_D > V_G - V_t$$

$$\therefore I_D = K(V_{GS} - V_t)^2 = 0.1 \frac{mA}{V^2} (V_G - 2)^2 = 0.4mA$$

$$V_G = 4, \text{ and } V_D = 4$$

$$\therefore R = \frac{V_{DD} - V_D}{I_D} = \frac{10 - 4}{0.4} = 15k \text{ ohms}$$

Q2:

$$I_{D2} = K(V_{GS} - V_t)^2 = 0.1(4 - 2)^2 = .4mA \text{ (Current Mirror)}$$



Note :  $V_{GS}$  and  $V_t$  are the same values as in Q1.

$$V_{D2} = 10V - 0.4(10) = 6V$$

ex 5.14

-

## MOSFET Amplifier



$$I_D = K(V_{GS} - V_t)^2$$

$$V_D = V_{DD} - I_D R_D$$

Small Signal:

$$V_{GS} = V_{GS} + v_{gs}$$

$$i_D = K[(V_{GS} + v_{gs}) - V_t]^2 = K(V_{GS} - V_t)^2 + 2K(V_{GS} - V_t)v_{gs} + K v_{gs}^2$$

In the previous equation:

$$K(V_{GS} - V_t)^2 = I_D$$

$$2K(V_{GS} - V_t)v_{gs} = i_d \text{ and}$$

$$K v_{gs}^2 \text{ is small for } V_{gs} \ll 2(V_{GS} - V_t)$$

$$g_m \equiv \frac{i_d}{v_{gs}} = 2K(V_{GS} - V_t) \text{ where } 2K = \mu_n C_{ox} \frac{W}{L}$$

Increase  $g_m$  with  $\frac{W}{L}$ , excess  $V_{GS}$  reduces signal swing.

$$(V_{GS} - V_t) = \sqrt{\frac{I_D}{K}}$$

note:

$$g_m = \sqrt{2k'n} \sqrt{\frac{w}{l}} \sqrt{I_D}$$

$$k'n = u_n C_{ox}$$

$\sqrt{\frac{w}{l}}$  is independent of junct. area in BJT.



$I_D \propto I_C$  in BJT.

For  $k'n = 20 \frac{\mu A}{V^2}$  at  $I_D = 1mA$

$$g_m = 0.2 \frac{mA}{V} \text{ for } \frac{w}{l} = 100$$

$$g_m \text{ of BJT at } 1mA = 40 \frac{mA}{V}$$

## Small Signal Model of Body Effect



$$g_m \equiv \frac{\partial i_D}{\partial V_{GS}} \text{ evaluated at: } V_{DS} = \text{constant}$$

$$V_{BS} = \text{constant (0)}$$

$$V_{GS} = V_{GS}$$

$$g_{mb} \equiv \frac{\partial i_D}{\partial V_{BS}} \text{ evaluated at: } V_{DS} = \text{constant}$$


$$V_{GS} = \text{constant}$$

$$V_{BS} = V_{BS}$$

$$g_{mb} = \chi g_m \text{ where } \chi \equiv \frac{\partial V_t}{\partial V_{SB}} \text{ typically } 0.1 \rightarrow 0.3$$

Can be ignored when the substrate is connected to the source.

## Exercises



Harmonic Distortion:

$$I_D = 1 \frac{\text{mA}}{\text{V}^2} [5 - 2]^2 = 9\text{ mA}$$

$$V_D = 20\text{ V} - 9\text{ mA} \times 1.33\text{ k}\Omega = 8\text{ V}$$

b. 
$$g_m = 2K(V_{GS} - V_t) = 2 \bullet 1 \bullet (5 - 2) = 6 \frac{\text{mA}}{\text{V}}$$



$$\frac{v_d}{v_{gs}} = -g_m R_D = -6(1.33) = -8 \frac{V}{V}$$

c. Voltage Gain:

$$d. \quad v_{gs} = .5 \sin \omega t; \quad v_d = -8(0.5) \sin \omega t = -4 \sin \omega t \text{ assumes a small signal.}$$

$$v_{D\text{MIN}} = 8 - 4 = 4V; \quad v_{D\text{MAX}} = 8 + 4 = 12V \quad \text{both } v_D > V_{GS} - V_t$$

e) Total Current:

$$i_D = K(V_{GS} - V_t)^2 + 2K(V_{GS} - V_t)v_{gs} + K v_{gs}^2; \text{ where } K v_{gs}^2 \text{ is the non-linear distortion term}$$

$$= 1 \bullet (5 - 2)^2 + 2 \bullet 1 \bullet (5 - 2) \bullet 0.5 \sin \omega t + 1(0.5)^2 \sin^2 \omega t; \text{ recall that } \sin^2 \omega t = \frac{1}{2} - \frac{1}{2} \cos 2\omega t$$

$$= 9.125 + 3 \sin \omega t - 0.125 \cos 2\omega t$$

From the 9.125 term we can see that the dc shift from 9mA is .125mA

$$\text{The } 0.125 \cos 2\omega t \text{ gives the 2nd harmonic componet which is } \frac{0.125}{3} = \frac{1}{24} = 4.16\%$$

#### Ex. 5.18 NMOS

$$u_n C_{ox} = 20 \frac{\mu A}{V^2}, \frac{w}{l} = 64, \quad V_t = 1V \quad \lambda = 0.01 = \frac{1}{V_A}, \quad g_m, r_O = ?$$

$$V_{GS} = 2V; \quad g_m = k' n \frac{w}{l} (V_{GS} - V_t) = 2K(V_{GS} - V_t)$$

$$= 20 \times 64(2 - 1) = 1.28 \frac{mA}{V}$$

$$I_D = K(V_{GS} - V_t)^2 = \frac{1}{2} k' n \frac{w}{l} (V_{GS} - V_t)^2 = \frac{1}{2} \bullet 20 \bullet 64(2 - 1)^2 = 0.64 mA$$


$$r_O \cong \frac{V_A}{I_D} = \frac{1}{\lambda I_D} = \frac{1}{0.01 \times 0.64} = 156 k\Omega$$

$$b. \quad I_D = 1mA$$

$$g_m = \sqrt{2k'n\left(\frac{w}{l}\right)I_D} = \sqrt{2 \bullet 20 \bullet 64 \bullet 1000} = 1600 \frac{\mu A}{V} = 1.6 \frac{mA}{V}$$


$$r_o = \frac{1}{\lambda I_D} = \frac{1}{0.01 \times 1.0} = 100 k\Omega$$

# Biasing MOSFETs with Resistors




$$V_{GG} = V_{GS} + I_D R_S$$

$$\Rightarrow I_D = \frac{V_{GG}}{R_S} - \frac{1}{R_S} V_{GS}$$



Negative Feedback action of  $R_S$  tends to keep  $I_D$  stable as  $i_D$  increases


$$\Delta v_s = R_S \Delta i_D \Rightarrow \Delta v_{GS} = -\Delta v_s = -R_S \Delta i_D \Rightarrow \text{reduces } i_D$$



Use large  $R_G$  to set gate voltage at drain voltage.

$v_{DS} = v_{GS} > v_{GS} - V_T$  at dc,  
so always in CCR.

(unless signal swing forces  $v_{ds} < V_T$ )




Negative feedback action of  $R_G$  tends to keep  $I_D$  stable. As  $i_D$  increases,  $v_D$  decreases by  $R_D \Delta i_D$ .

$\Rightarrow v_G$  decreases by  $R_D \Delta i_D$  also  $\Rightarrow$  reduces  $i_D$

## Ex. 5.22

$$K = 0.25 \frac{\text{mA}}{\text{V}^2}, V_t = 2\text{V}, V_{DD} = +10\text{V}, V_{SS} = -10\text{V}, I_D = 1\text{mA}, V_{D\text{swing}} = \pm 2\text{V}, R_{in} = 1\text{M}\Omega, \lambda = 0$$



$$R_G = 1\text{M}\Omega$$

$$I_D = 1\text{mA} = K(V_{GS} - V_t)^2 = 0.25(V_{GS} - 2)^2 \Rightarrow V_{GS} = 4\text{V}$$


$$V_G = 0, \Rightarrow V_S = -4\text{V}$$

$$R_S = \frac{-4\text{V} - (-10)}{1\text{mA}} = 6\text{k}\Omega$$

Signal Swing  $V_{D\text{min}} = v_G - V_t \cong 0 - 2 = -2\text{V}$  neglecting signal on  $v_G$  (assume  $\ll 2\text{V}$ )

$$\text{so, set } V_D = 0\text{V} \Rightarrow R_D = \frac{10 - 0}{1\text{mA}} = 10\text{k}\Omega$$

## MOS Current Source




$$I_{D1} = K(V_{GS} - V_t)^2 \quad \text{neglect } r_o$$

$$I_{D1} = I_{REF} = \frac{V_{DD} - V_{GS}}{R_{REF}}$$

Solve for  $V_{GS}$  and  $R_{REF}$  given a desired  $I_{REF}$



$$I_O = \left( \frac{w}{l} \right)_2^2 I_{REF} \quad \text{Can adjust } \frac{w}{l} \text{ for desired current level}$$

No  $\beta$  effect as in BJT source, but  $r_o$  of  $Q_2$  must be considered




$$I_O = I_{REF} \left( 1 + \frac{V_O - V_{GS1}}{V_{A2}} \right)$$

$$\text{For } \left( \frac{w}{l} \right)_1 = \left( \frac{w}{l} \right)_2 \quad \text{Matched Transistors}$$



Ex 5.24 and eq. 5.9


$$k'n = 20 \frac{\mu A}{V^2} \quad L_{1,2} = 10 \mu m \quad W_{1,2} = 100 \mu m \quad V_t = 1V, \quad V_A = 10L \frac{V}{\mu m}$$



$$I_{REF} = 100\mu A = \frac{1}{2} \cdot 20 \cdot \frac{100}{10} (V_{GS1} - 1)^2$$

$$\Rightarrow V_{GS1} = 2V$$

$$R = \frac{5 - 2}{100\mu A} = 30k\Omega$$





For  $V_{O\text{MIN}}$  keep  $V_{DS2}$  in  $CCR > V_{GS} - V_t$

$V_{O\text{MIN}} = 2 - 1 = 1V$  - below 1V current source in triode and current drops rapidly.

$$V_A = 10L = 10 \frac{V}{\mu m} \bullet 10 \mu m = 100V$$

$$r_o = \frac{V_A}{I_D} = 1M\Omega$$

$$I_O = 100\mu A \text{ at } V_O = V_{GS} = 2V$$

$$\text{If } V_O \rightarrow V_O + 3 = 5V \quad \Delta I_O = \frac{\Delta V_O}{r_o} = \frac{3V}{1M\Omega} = +3\mu A \quad (3\% \text{ greater})$$

If we want  $I_O = 200\mu A$  by changing  $W_2$ , then:


$$\text{Need } W_2 = 2 \times 100\mu m = 200\mu m$$

$$r_o = \frac{100V}{200\mu A} = 0.5M\Omega$$

$$\text{At } V_O = 5V \quad \Delta I_O = \frac{\Delta V_O}{r_o} = \frac{3V}{0.5M\Omega} = 6\mu A$$

$$I_O \text{ at } V_O = 2V = 200\mu A, \text{ so at } V_O = 5V, I_O = 206\mu A \quad (\text{also } 3\% \text{ greater})$$

# Active load CMOS Common Source Amplifier




$$g_{m1} = \sqrt{2k_n^1 \left( \frac{W}{L} \right) I_{REF}}$$


$$r_{01} = \frac{|V_{A1}|}{I_{REF}}$$

$$r_{02} = \frac{|V_{A2}|}{I_{REF}}$$

For  $Q_1, Q_2$  in CCR



## Small signal model



for  $K_1 = \frac{1}{2} k_n^1 \left( \frac{W}{L} \right)_1$  and  $|V_{A1}| \sim |V_{A2}| = V_A$  and no load

$$R_{in} = \infty$$

$$R_{out} = r_{01} || r_{02}$$

$$A_{vo} = -\sqrt{k_1} \frac{V_A}{\sqrt{I_{REF}}}$$

$$W/L_{np} = \frac{100 \mu m}{1.6 \mu m}, k_n^1 = 90 \frac{\mu A}{V^2}, k_p^1 = 30 \mu A / V^2$$

ex 5.26 CMOS common source amp

$$I_{REF} = 100 \mu A, V_{An} = 8L V / \mu m, |V_{Ap}| = 12L V / \mu m$$


$$g_{m1} = \sqrt{2k_n' \left( \frac{W}{L} \right) I_{REF}} = \sqrt{2 \cdot 90 \cdot \frac{100}{1.6} \cdot 100} = \underline{\underline{1.06 \frac{mA}{V}}} \text{ fairly low}$$

$$\begin{aligned} r_{01} &= \frac{V_{A1}}{I_{REF}} = \frac{8 \cdot 1.6}{0.1mA} = \underline{\underline{127k\Omega}} \\ r_{02} &= \frac{|V_{A2}|}{I_{REF}} = \frac{12 \cdot 1.6}{0.1} = \underline{\underline{192k\Omega}} \end{aligned} \quad \left. \vphantom{\begin{aligned} r_{01} \\ r_{02} \end{aligned}} \right\} \text{ **High!**}$$


$$A_V = -g_{m1} (r_{01} || r_{02}) = -1.06 (128 || 192) = \underline{\underline{-81.4V/V}}$$

So get good gain with small  $g_m$  due to high  $r_0$  [Active loads can also be used with BJT's, but may not give same voltage gain effect - Why?]

# Resistive Load Common Source Amplifier with feedback Resistor



assume  $r_0 \gg R_D$





$$V_S = g_m v_{gs} R_S$$

$$V_I = V_{gs} + V_s = (1 + g_m R_S) V_{gs}$$

$$V_O = -g_m V_{gs} R_D$$

$$A_{vo} \equiv \frac{V_O}{V_I} = \frac{-g_m R_D}{1 + g_m R_S}$$


can also  
do this with




$$R_{in} = R_1 \parallel R_2 \quad R_{out} = R_D$$

Thevenin equivalent

Voltage amplifier



$$A_v = A_{vo} \cdot \frac{R_{in}}{R_{in} + R_{sig}} \cdot \frac{R_L}{R_L + R_{out}} \quad \text{from} \quad A_v = \frac{V_{OL}}{V_{sig}} = \frac{V_I}{V_{sig}} \frac{V_0}{V_I} \frac{V_{OL}}{V_0}$$

Source Follower (Common Drain)Voltage gain

$$A_v = \frac{g_{m1}}{g_{m1} + g_{mb1} + \frac{1}{r_{o1}} + \frac{1}{r_{o2}} + \frac{1}{R_L}} \leq 1$$


body effect  $g_{mb1} = x g_{m1}$  reduces gain by 10% to 30%

$$R_0 = \left( \frac{1}{g_{m1}} \right) \parallel \left( \frac{1}{g_{mb1}} \right) \parallel r_{o1} \parallel r_{o2} \approx \frac{1}{g_{m1}(1+x)} \quad \text{for } r_{o1, o2} \gg \frac{1}{g_{mv}}$$

$R_{in} = \infty$

If p-well: can avoid body effect by tying well to source of  $Q_1$  or discrete

note:  $A_{v_{RL}} = A_{v_{RL}} = \infty \frac{R_L}{R_0 + R_L}$



$$\mu_n \rightarrow k_n^1 \text{ so it reads } k_n^1 \frac{W}{L} = 2 \text{mA} / \text{V}^2; \text{ D5.70}$$

H.W. 5.61

D 5.72, 5.80

Read 425-441

$$g_{m1} = \sqrt{2k_n^1 \left( \frac{W}{L} \right)_1 I_{REF}} = \sqrt{2 \cdot 90 \cdot \frac{100}{16} \times 100} = \underline{\underline{1.06 \text{mA} / \text{V}}}$$

$$g_{mb1} = X g_{m1} = 0.15 \times 1.06 = \underline{\underline{0.16 \text{mA} / \text{V}}}$$

$$r_{o1} = \frac{V_{A1}}{I_{REF}} = \frac{8 \times 16}{01} = \underline{\underline{128k\Omega}}$$

$$r_{o2} = \frac{V_{A2}}{I_{REF}} = \underline{\underline{128k\Omega}}$$

$$\frac{1}{r_{o1}} = \frac{1}{128k} \sim .008mA/V$$


Note:

is small compared to  $g_{m1}$

$$A_V \cong \frac{g_{m1}}{g_{m1} + g_{mb1}} = \frac{1}{1 + x} = \frac{1}{1.15} = 0.87V/V \quad \text{neglect } r_{o1}, r_{o2}$$

$$R_0 = \frac{1}{g_{m1}} \parallel \frac{1}{g_{mb1}} \parallel r_{o1} \parallel r_{o2} = \frac{1}{1.06} \parallel \frac{1}{0.16} \parallel 128 \parallel 128 \quad k\Omega = 809\Omega$$






If connect to a 10k $\Omega$  resistance



$$A_V = A_V|_{R_L=\infty} \frac{R_L}{R_L + R_0} = 0$$

$$= 0.87 \times \frac{10}{10 + 0.809} = \underline{\underline{0.8 V/V}}$$

# CMOS Inverter - Static



$$5: \text{triode } i_{DN} = k_n^1 \frac{W}{L} \left[ (V_{OS} - V_{tn}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$\text{near } V_{OSP} = 0 \quad i_{DN} \sim k_n^1 \left( \frac{W}{L} \right)_n (V_{DD} - V_{tn}) V_{OS}$$


$$V_{GSN} = V_{DD} \quad r_{DSN} = \frac{V_{DS}}{i_D} = \frac{1}{k_n^1 \left( \frac{W}{L} \right)_n (V_{DD} - V_{tn})}$$

$$1: \text{near } V_{DSP} = 0, V_{GSP} = -V_{DD}$$

$$r_{DSP} = \frac{1}{k_p^1 \left( \frac{W}{L} \right)_p \underbrace{(V_{DD} - |V_{tp}|)}_{-(-V_{DD} + V_{tp})}}$$

N, B<sub>1</sub> zero static power, current only flows during switching



CMOS Inverter - Dynamic


If  $V_t \sim 0.2 V_{DD}$

$$T_{PHL} \sim \frac{1.6 C_L}{k_n^1 \left(\frac{W}{L}\right)_n V_{DD}}$$

$$NMH = V_{OH} - V_{IH} \sim \frac{1}{8} (3V_{DD} + 2V_t)$$

$$\sim \frac{3.4 V_{DD}}{8} \quad (\sim 2.1V \text{ for } \frac{5V}{V_{DD}})$$

$$E_c = \frac{1}{2} C_L V_{DD}^2 \quad \text{stored in capacitor}$$



$$P_D = f C_L V_{DD}^2$$

Dissipate  $\frac{1}{2} C_L V_{DD}^2$  in  $Q_P$  during charging

Dissipate  $\frac{1}{2} C_L V_{DD}^2$  in  $Q_N$  during discharging


(also dissipate some during switching, not in  $C_f$ )

Delay Power Product

ex 5.32  $V_{tn} = |V_{tp}| = 2V$ ,  $2(W/L)_n = (W/L)_p = 40$ ,  $\mu_n C_{OX} = 20 \mu A/V^2$ ,  $V_{DD} = 10V$

Max sink current for  $V_0 \leq$

0.5V at  $V_I = V_{DD}$



$$V_{DS} \leq 0.5 < V_{GS} - V_t = 10 - 8 = 8 \text{ tride}$$

$$\begin{aligned} i_{0\max} &= \mu_n C_{ox} (w/L)_n [(V_I - V_{tn})V_0 - 1/2 V_0^2] \\ &= 20 \cdot 20 [(10 - 2)0.5 - 1/2 (0.5)^2] \\ &= 400 [4 - 0.125] \mu A = \underline{1.55 \text{ mA}} \end{aligned}$$

5.36 if  $C_L = 15 \text{ pF}$

$$t_p = \frac{1.6 C_L}{k_n^1 \left(\frac{W}{L}\right)_n V_{DD}} = \frac{1.6 \times 15 \times 10^{-12}}{20 \times 10^{-6} \times 20 \times 10} = \underline{6 \text{ ns}}$$

5.37 no  $C_L$


Peak current at  $V_I = V_{th} = V_{DD} / 2 = 5 \text{ V}$ , both n & p in CCP

$$\begin{aligned} i_{\text{peak}} &= \frac{1}{2} k_n^1 \left(\frac{W}{L}\right)_n (V_{th} - V_{tn})^2 \quad (\text{also} = \frac{1}{2} k_p^1 \left(\frac{W}{L}\right)_p (|V_p| - V_{tp})^2) \\ &= \frac{1}{2} 20 \cdot 20 (5 - 2)^2 \mu A = \underline{1.8 \text{ mA}} \end{aligned}$$

5.38  $C_L = 15 \text{ pf}$   $f = 2 \text{ MHz}$



$$P_D = f C V_{DD}^2 = 2 \times 10^6 \times 15 \times 10^{-12} \times 100 = \underline{3 \text{ mW}}$$

$$I_{av} = \frac{P_D}{V_{DD}} = \frac{3 \times 10^{-3}}{10} = \underline{0.3 \text{ mA}}$$

CMOS NAND and NOR gatesNOR

if A,B are both low n's off, P's on  $V_0 = V_{DD} = \text{logic 1}$

else at least 1 p off, 1n on  $V_0 = 0 = \text{logic 0}$

NAND

if A, B are both high p's off, n's on  $V_0 = 0 = \text{logic 0}$

else at least 1 p A, 1 n off  $V_0 = V_{DD} = \text{logic 1}$

Sizing



arrange

$\left(\frac{W}{L}\right)_N, \left(\frac{W}{L}\right)_P$  for equal pull-up and pull-down

$\mu_n \sim 2 \cdot \mu_p \Rightarrow \left(\frac{W}{L}\right)_n = \left(\frac{W}{L}\right)_P$  for NAND

$\left(\frac{W}{L}\right)_n = \left(\frac{W}{L}\right)_P$  for NAND

A	B	$\overline{A + B}$	$\overline{A \cdot B}$
0	0	1	1
0	1	0	1
1	0	0	1
1	1	0	0

CMOS Transmission Gate

bi-directional analog switch

$V_{BP} = -5V$ ,  $V_{BN} = -5V$  to avoid forward biasing junctions

transmits analog signals from -5V to +5V

set  $(W/L)_P = 2(W/L)_N$  for equal  $r_{DS}$

OFF

$\overline{V}_C = +5V$ ,  $V_C = -5V$  - both n and p utoff for all signals between -5 and +5

ON


$\overline{V}_C = +5V$ ,  $V_C = -5V$  - both n and p utoff for all signals between -3 and +3

for  $V_{in} < -3V$  only nFET conducts; pFET:  $V_{GSp} = -5 - (-3) = -2 \Rightarrow V_{GSp} - V_{tp} = 0$

for  $V_{in} < +3V$  only pFET conducts; nFET:  $V_{GSN} = 5 - 3 = 2 \Rightarrow V_{GSN} - V_{tn} = 0$

$\therefore$  using only nFET or pFET makes for a limiting design

using both: as  $r_{DS}$  one increases, other decreases  $\Rightarrow$

nFET only switch

$V_{gs} = V_t$  so it just starts conducting

if  $V_S > V - V_t$ ,  $V_{GS} < V_t$  and nFET is cut off

ex 5.40  $|V_t|_{p,n} = 2$  ( $k^1 w/l$ )<sub>p;n</sub> = 100  $\mu A/r^2$ ,  $R_i = 50k\Omega$   $r_{switch}$ ,  $V_O$


a)  $V_I = -5V$ ,  $V_O$  will approx -5V (a little less due to  $t_{switch}$ )

QP off since  $|V_{Gs}| < |V_t| = 2V$   $r_{DSP} = \infty$

QN in triode region since  $V_{DS}$  small  $< V_{GS} - V_t = 10 - 2$

for  $V_{DS}$  small

$$r_{DSN} = \frac{1}{k_n^1 (\frac{w}{L})_n (V_{GS} - V_t)} = \frac{1}{0.1 \frac{mA}{V^2} (5 - (-5) - 2)} = 125k\Omega$$



b)  $V_I = -2V$   $V_{SGP} = |V_I| \sim -2 - (-5) \sim 1V > V_{DSP}$  since  $V_O \sim 2V$  (a bit less)

both in triode region

$$r_{DSN} \cong \frac{1}{0.1(5 - (-2) - 2)} = 2k\Omega \quad r_{DSP} \cong \frac{1}{k_p^1 \left(\frac{W}{L}\right)_p (V_{SGP} | V_{tp})} = \frac{1}{0.1(V_O - (-5) - 2)}$$

$$r_{switch} \sim \frac{(10)(2)}{10 + 2} \sim 2k\Omega \quad \sim \underline{\underline{10k\Omega}} \text{ (a bit less)}$$

$$V_O = \frac{50k}{51.66k}(-2) = \underline{\underline{-1.9V}}$$

$$r_{DSN} \cong \frac{1}{0.1(5 - (-2) - 2)} = 2k\Omega \quad r_{DSP} \cong \frac{1}{k_p^1 \left(\frac{W}{L}\right)_p (V_{SGP} | V_{tp})} = \frac{1}{0.1(V_O - (-5) - 2)}$$

$$r_{switch} \sim \frac{(10)(2)}{10 + 2} \sim 2k\Omega \quad \sim \underline{\underline{10k\Omega}} \text{ (a bit less)} \quad \leq \sim 2$$

$$V_O = \frac{50k}{51.66k}(-2) = \underline{\underline{-1.9V}}$$

c)  $V_I = 0V \Rightarrow$  no conduction  $\Rightarrow \underline{\underline{V_O = 0V}}$

$$r_{DSN} = \frac{1}{0.1(5 - 0 - 2)} = 333k\Omega \quad V_{DSP} = \frac{1}{(0.1)(0 - (-5) - 2)} = 333k\Omega \quad r_{switch} = (.5)(3.33k\Omega) = 1.67k\Omega$$