u-boot启动的第一阶段 - 豆豆男孩 - 博客园

```
豆豆男孩关注-1粉丝-0+加关注
```

u-boot的第一阶段的任务是完成 部分硬件的设置:

1.设置CPU工作在管理员模式

```
1 mrs r0,cpsr
2 bic r0,r0,#0x1f
3 orr r0,r0,#0xd3
4 msr cpsr,r0
```

2.关闭看门狗

```
1 /* turn off the watchdog */
 2 #if defined(CONFIG_S3C2400)
 3 # define pWTCON
                         0×15300000
                                       /* Interupt-Controller base addresses */
                         0x14400008
 4 # define TNTMSK
                      0×14800014
                                    /* clock divisor register */
 5 # define CLKDIVN
 6 #elif defined(CONFIG_S3C2410)
                         0x53000000
 7 # define pWTCON
 8 # define INTMOD
                      0X4A000004
 9 # define INTMSK
                         0x4A000008
                                       /* Interupt-Controller base addresses */
10 # define INTSUBMSK
                        0x4A00001C
11 # define CLKDIVN
                     0x4C000014
                                     /* clock divisor register */
12 #endif
13
14 #if defined(CONFIG_S3C2400) || defined(CONFIG_S3C2410)
              r0, =pWTCON
15
      ldr
              r1, #0x0
16
      mov
17
       str
              r1, [r0]
```


3.禁止所有中断


```
rl, #0xffffffff
1
      mov
             r0, =INTMSK
      ldr
3
      str
             r1, [r0]
4 # if defined(CONFIG_S3C2410)
      ldr
            r1, =0x3ff
6
      ldr
             r0, =INTSUBMSK
             r1, [r0]
8 # endif
```


4.设置时钟


```
1 #define S3C2440_MPLL_400MHZ
                                   ((0x5c << 12) | (0x01 << 4) | (0x01))
 2 #define S3C2440_UPLL_48MHZ
                                   ((0x38<<12)|(0x02<<4)|(0x02))
 3 #define S3C2440_CLKDIV
                                   (0x05) // | (1<<3)) /* FCLK:HCLK:PCLK = 1:4:8, UCLK = UPLL/2 */
       ldr r1, =CLKDIVN
       mov r2, #S3C2440_CLKDIV
 6
       str r2, [r1]
 8
 9
      mrc p15, 0, r1, c1, c0, 0
                                       // read ctrl register
10
       orr r1, r1, #0xc0000000
                                       // Asynchronous
11
      mcr p15, 0, r1, c1, c0, 0
                                        // write ctrl register
12
13
       ldr r0,=LOCKTIME
       ldr r1,=0xffffff
14
15
       str r1,[r0]
       // delay
16
               r0, #0x200
      mov
17
18 1: subs
             r0, r0, #1
```

```
19
              1b
21
       // Configure MPLL
      ldr r0,=MPLLCON
22
23
       ldr r1,=S3C2440_MPLL_400MHZ
24
       str r1,[r0]
      // delay
25
26
      mov
             r0, #0x200
27 1: subs
              r0, r0, #1
28
       bne
              1b
29
30
       //Configure UPLL
      ldr r0, =UPLLCON
31
              r1, =S3C2440_UPLL_48MHZ
32
33
              r1, [r0]
      str
      // delay
34
             r0, #0x200
35
      mov
36 1: subs
              r0, r0, #1
37
      bne
              1h
```


5.使能SDRAM

```
/* r0 <- current position of code */
 1 adr
         r0, _start
                               r0 <- current position or code ,

/* test if we run from flash or RAM */

*/
      ldr r1, _TEXT_BASE
                                      /* don't reloc during debug
 3
       cmp
              r0, r1
 4
      blne
               cpu_init_crit
 8 cpu_init_crit:
       * flush v4 I/D caches
10
11
12
      mov
              r0, #0
             p15, 0, r0, c7, c7, 0 /* flush v3/v4 cache */
13
      mcr
             p15, 0, r0, c8, c7, 0 /* flush v4 TLB */
14
       mcr
15
16
       * disable MMU stuff and caches
17
             p15, 0, r0, c1, c0, 0
19
      mrc
20
              r0, r0, #0x00002300
                                    @ clear bits 13, 9:8 (--V- --RS)
      bic
21
             r0, r0, #0x00000087
                                     @ clear bits 7, 2:0 (B--- -CAM)
       bic
             r0, r0, #0x00000002
                                    @ set bit 2 (A) Align
22
      orr
             r0, r0, #0x00001000
23
                                     @ set bit 12 (I) I-Cache
       orr
24
      mcr
             p15, 0, r0, c1, c0, 0
25
26
       * before relocating, we have to setup RAM timing
27
28
       * because memory timing is board-dependend, you will
29
       * find a lowlevel_init.S in your board directory.
31
      mov
      bl
            lowlevel init
32
33
            lr, ip
      mov
34
      mov
            pc, lr
35
36
37
38 _TEXT_BASE:
39
      .word
               TEXT BASE
41 .globl lowlevel init
42 lowlevel init:
       /* memory control configuration */
43
       /* make r0 relative the current location so that it */
44
       /* reads SMRDATA out of FLASH rather than memory ! */
45
              r0, =SMRDATA
46
       ldr
             r1, _TEXT_BASE
47
       ldr
48
       sub
             r0, r0, r1
49
       ldr
             r1, =BWSCON
                             /* Bus Width Status Controller */
50
       add
              r2, r0, #13*4
51 0:
52
       ldr
              r3, [r0], #4
53
       str
              r3, [r1], #4
              r2, r0
       cmp
```

```
55
                0b
57
       /* everything is fine now */
              pc, lr
58
59
60
       .ltora
61 /* the literal pools origin */
62
63 SMRDATA:
64
       .word (0+(B1_BWSCON<<4)+(B2_BWSCON<<8)+(B3_BWSCON<<12)+(B4_BWSCON<<16)+(B5_BWSCON<<20)+(B6_BWSCON<<24)+(B7_BWSCON<<28))
65
       .word ((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC))
       .word ((B1_Tacs<<13)+(B1_Tcos<<11)+(B1_Tacc<<8)+(B1_Tcoh<<6)+(B1_Tah<<4)+(B1_Tacp<<2)+(B1_PMC))
       .word ((B2 Tacs<<13)+(B2 Tcos<<11)+(B2 Tacc<<8)+(B2 Tcoh<<6)+(B2 Tah<<4)+(B2 Tacp<<2)+(B2 PMC))
67
       .word ((B3_Tacs<<13)+(B3_Tcos<<11)+(B3_Tac<<8)+(B3_Tcoh<6)+(B3_Tah<<4)+(B3_Tacp<<2)+(B3_PMC))
.word ((B4_Tacs<<13)+(B4_Tcos<<1)+(B4_Tacc<<8)+(B4_Tcoh<6)+(B4_Tah<4)+(B4_Tacp<<2)+(B4_PMC))
68
69
       .word ((B5_Tacs<<13)+(B5_Tcos<<11)+(B5_Tacc<<8)+(B5_Tcoh<<6)+(B5_Tah<<4)+(B5_Tacp<<2)+(B5_PMC))
70
71
       .word ((B6_MT<<15)+(B6_Trcd<<2)+(B6_SCAN))
       .word ((B7_MT<<15)+(B7_Trcd<<2)+(B7_SCAN))
72
       .word ((REFEN<<23)+(TREFMD<<22)+(Trp<<20)+(Trc<<18)+(Tchr<<16)+REFCNT)
73
74
       .word 0xb1
75
       .word 0x30
76
       .word 0x30
6.设置栈
1 stack_setup:
              r0, _TEXT_BASE $/^{*}$ upper 128 KiB: relocated uboot r0, r0, #CFG_MALLOC_LEN /^{*} malloc area
      ldr
3
             r0, r0, #CFG_GBL_DATA_SIZE /* bdinfo
6 #ifdef CONFIG_USE_IRQ
             r0, r0, #(CONFIG_STACKSIZE_IRQ+CONFIG_STACKSIZE_FIQ)
      sub
8 #endif
9
      sub
             sp. r0, #12
                                  /* leave 3 words for abort-stack
7.代码重定位
/* relocate U-Boot to RAM
 1 relocate:
                                  /* r0 <- current position of code
       adr
               r0, _start
                                      /* test if we run from flash or RAM */
               r1, _TEXT_BASE
 3
       ldr
                                         /* don't reloc during debug
 4
       cmn
                r0. r1
 5
       beq
                clear_bss
 6
               r2, _armboot_start
       ldr
 8
       ldr
               r3, _bss_start
               r2, r3, r2
 9
       sub
                                  /* r2 <- size of armboot
10 #if
11
       bl
                            /* r0: source, r1: dest, r2: size */
          CopyCode2Ram
12 #else
               r2, r0, r2
                                  /* r2 <- source end address
13
       add
14
15 copy_loop:
16
       ldmia
                 r0!, {r3-r10}
                                       /* copy from source address [r0]
                                       /* copy to target address [r1]
17
       {\tt stmia}
                 r1!, {r3-r10}
18
       cmp
               r0, r2
                                  /* until source end addreee [r2]
19
       ble
              copy_loop
1 int CopyCode2Ram(unsigned long start_addr, unsigned char *buf, int size)
 2 {
 3
       unsigned int *pdwDest;
       unsigned int *pdwSrc;
 4
 5
       int i:
 6
       if (bBootFrmNORFlash())
 8
 9
           pdwDest = (unsigned int *)buf;
10
           pdwSrc = (unsigned int *)start_addr;
```

```
/* 从 NOR Flash启动 */
11
          for (i = 0; i < size / 4; i++)
13
              pdwDest[i] = pdwSrc[i];
14
15
          }
16
          return 0;
      }
17
18
      else
19
          /* 初始化NAND Flash */
20
21
          nand_init_ll();
22
          /* 从 NAND Flash启动 */
          nand_read_ll_lp(buf, start_addr, (size + NAND_BLOCK_MASK_LP)&~(NAND_BLOCK_MASK_LP));
24
          return 0;
25
      }
26 }
```

8.清除BSS段

第一阶段到这结束,后面经过一个C函数跳转至u-boot启动的第二阶段

```
ldr pc, _start_armboot
_start_armboot: .word start_armboot
```