SDRAM

512K x 16Bit x 2Banks Synchronous DRAM

FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Dual banks operation
- MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read Single-bit Write operation
- DQM for masking
- Auto & self refresh
- 32ms refresh period (2K cycle)

GENERAL DESCRIPTION

The M12L16161A is 16,777,216 bits synchronous high data rate Dynamic RAM organized as 2 x 524,288 words by 16 bits, fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Product ID	Max Freq.	Package	Comments
M12L16161A-5TG2R	200MHz	TSOP(II)	Pb-free
M12L16161A-7TG2R	143MHz	TSOP(II)	Pb-free


PIN CONFIGURATION (TOP VIEW)

(TSOPII 50L, 400milX825mil Body, 0.8mm Pin Pitch)

	_		٦
VDD	1	50	☐ Vss
DQ0	2	49	☐ DQ15
DQ1	3	48	□ DQ14
Vssq	4	47	☐ Vssq
DQ2	5	46	□ DQ13
DQ3	6	45	☐ DQ12
VDDQ	7	44	☐ VDDQ
DQ4	8	43	□ DQ11
DQ5	9	42	□ DQ10
Vssq	10	41	☐ Vssq
DQ6	11	40	DQ9
DQ7	12	39	DQ8
VDDQ	13	38	☐ VDDQ
LDQM	14	37	□ N.C/RFU
WE	15	36	☐ UDQM
CAS	16	35	□ CLK
RAS	17	34	□ CKE
CS	18	33	□ N.C
BA	19	32	□ A9
A10/AP	20	31	□ A8
A0	21	30	□ A7
A1	22	29	□ A6
A2	23	28	□ A5
А3	24	27	□ A4
VDD	25	26	☐ Vss



FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System Clock	Active on the positive going edge to sample all inputs.
cs	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and L(U)DQM.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby.
A0 ~ A10/AP	Address	Row / column addresses are multiplexed on the same pins. Row address: RA0 ~ RA10, column address: CA0 ~ CA7
ВА	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	Column Address Strobe	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from CAS, WE active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ 15	Data Input / Output	Data inputs/outputs are multiplexed on the same pins.
VDD/VSS	Power Supply/Ground	Power and ground for the input buffers and the core logic.
VDDQ/VSSQ	Data Output Power/Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C/RFU	No Connection/ Reserved for Future Use	This pin is recommended to be left No Connection on the device.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin,Vout	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd,Vddq	-1.0 ~ 4.6	V
Operating ambient temperature	TA	0 ~ 70	°C
Storage temperature	Тѕтс	-55 ~ + 150	°C
Power dissipation	PD	0.7	W
Short circuit current	los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	ViH	2.0	3.0	V _{DD} +0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон =-2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	I⊫	-5	-	5	uA	3
Output leakage current	Ю	-5	-	5	uA	4

Note: 1.VIH (max) = 4.6V AC for pulse width \leq 10ns acceptable.

 $2.V_{IL}$ (min) = -1.5V AC for pulse width \leq 10ns acceptable.

3.Any input $0V \le V_{IN} \le V_{DD}$, all other pins are not under test = 0V.

4.Dout is disabled, 0V \leq Vout \leq V_{DD}.

CAPACITANCE ($V_{DD} = 3.3V$, $T_A = 25$ °C, f = 1MHz)

Pin	Symbol	Min	Max	Unit
CLOCK	Сськ	2	4	pF
RAS, CAS, WE, CS, CKE, LDQM, UDQM	Cin	2	4	pF
ADDRESS	CADD	2	4	pF
DQ0 ~DQ15	Соит	2	6	pF

Publication Date: Apr. 2018
Revision: 1.0 3/28



DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, $V_{IH}(min)/V_{IL}(max)=2.0V/0.8V$)

D		Tool Condition CAS		Vers	sion		
Parameter	Symbol	Test Condition	Latency	-5	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 trc≥ trc (min), tcc≥ tcc (min), loL= 0	mA	100	80	mA	1
Precharge Standby	Ісс2Р	CKE ≤ V _{IL} (max), tcc =15ns		:	2		
Current in power-down mode	ICC2PS	CKE ≤ Vı∟(max), CLK ≤ Vı∟(max), tcc =	∞	:	2	mA	
Precharge Standby Current in non	ICC2N	CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc =1 Input signals are changed one time du		2	25	mA	
power-down mode	Icc2NS	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), tcc = Input signals are stable	∞	10		mA	
Active Standby Current	Іссзр	CKE ≤ V _{IL} (max), tcc =15ns		10			
in power-down mode	Іссзрѕ	CKE ≤ VIL(max), CLK≤ VIL(max), to	:c = ∞	10		mA	
Active Standby Current in non power-down mode	Іссзи	CKE \geq V _{IH} (min), $\overline{\text{CS}} \geq$ V _{IH} (min), tcc= Input signals are changed one time du All other pins \geq V _{DD} -0.2V or \leq 0.2V	ignals are changed one time during 2clks		25	mA	
(One Bank Active)	Іссзиѕ	CKE ≥ V _{IH} (min), CLK ≤ V _{IL} (max), tcc= Input signals are stable	∞	10		mA	
Operating Current	rent I _{CC4} IoL= 0mA, Page Burst		3	100	80		
(Burst Mode)	1004	All Band Activated, tccp = tccp (min)	2	100	80	mA	1
Refresh Current	Icc5	trFc ≥ trFc(min)	100	80	mA	2	
Self Refresh Current	Icc6	CKE ≤ 0.2V		:	2	mA	


Note: 1.Measured with outputs open. Addresses are changed only one time during tcc(min).

^{2.}Refresh period is 32ms. Addresses are changed only one time during tcc(min).



AC OPERATING TEST CONDITIONS ($VDD=3.3V \pm 0.3V$)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr / tf = 1 / 1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig.2	



(Fig.1) DC Output Load circuit

(Fig.2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Deven		Version		l lmit	Note		
Parame	eter	Symbol	-5	-7	Unit	Note	
Row active to row ac	tive delay	trrd(min)	10	14	ns	1	
RAS to CAS delay		trcd(min)	15	20	ns	1	
Row precharge time		trp(min)	15	20	ns	1	
Row active time		tras(min)	30	42	ns	1	
Row active time		tras(max)	100		us		
Pow avala tima	@Operating	trc(min)	48	63	ns	1	
Row cycle time	@Auto refresh	trfc(min)	55	63	ns	1, 5	
Last data in to new co	ol. Address delay	tcdl(min)		1	CLK	2	
Last data in to row pr	echarge	trdl(min)	:	2	CLK	2	
Last data in to burst s	stop	tBDL(min)	1		CLK	2	
Col. Address to col. A	Address delay	tccp(min)	1		CLK	3	
Refresh period (2,048	8 rows)	tref(max)	32		ms	6	
Niverban of collidar design data		CAS Latency=3	:	2	- 00	4	
Number of valid outp	ui uala	CAS Latency=2	1		ea	4	

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

 The earliest a precharge command can be issued after a Read command without the loss of data is CL+BL-2 clocks.
- 5. A new command may be given t_{RFC} after self refresh exit.
- 6. A maximum of eight consecutive AUTO REFRESH commands (with $t_{RFC}(min)$) can be posted to any given SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is $8x15.6 \mu s$.

Publication Date : Apr. 2018
Revision : 1.0 5/28

Elite Semiconductor Memory Technology Inc.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-	.5	-7		Unit	Note
Para	imeter	Symbol	Min Max		Min	Max	Oilit	Note
CLK cycle time	CAS Latency =3	tcc	5	1000	7	1000		
CLK cycle time	CAS Latency =2	icc	7	1000	8.6	1000	ns	1
CLK to valid	CAS Latency =3	tovo	•	4.5	1	6	20	1
output delay	CAS Latency =2	tsac	-	5	-	6	ns	1
Output data hold ti	me	tон	2		2		ns	2
CLK high pulse wi	dth	tсн	2		2		ns	3
CLK low pulse wid	lth	tcL	2		2		ns	3
Input setup time		tss	2		2		ns	3
Input hold time		tsн	1		1		ns	3
CLK to output in Low-Z		tsLz	1		1		ns	2
CLK to output in	CAS Latency =3	4	-	4.5	-	6	20	
Hi-Z	CAS Latency =2	t sHZ	-	5	-	6	ns	

^{*}All AC parameters are measured from half to half.

Note: 1. Parameters depend on programmed CAS latency.

- 2.If clock rising time is longer than 1ns,(tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf)=1ns.


If tr & tf is longer than 1ns, transient time compensation should be considered, i.e., [(tr+ tf)/2-1]ns should be added to the parameter.

Publication Date : Apr. 2018 Revision : 1.0 6/28



Mode Register A10 <u>A</u>2 Α8 Α6 0 1 JEDEC Standard Test Set (refresh counter test) 0 0 0 ВА A10 Α9 Α8 Α7 A6 A5 A4 А3 A2 Α1 Α0 Χ 0 LTMODE WT BL Burst Read and Single Write (for Write Χ 0 Through Cache) BA A10 A9 Α7 АЗ Α2 A0 Α8 Α6 Α5 Α4 Α1 1 0 Use in future ВА A10 Α9 A8 A5 A0 Α7 A6 Α4 АЗ Α2 Α1 Vender Specific Χ 1 1 ٧ ٧ ٧ ٧ ٧ Χ Х ٧ ٧ ΒA A10 Α9 Α8 Α7 A6 Α5 A2 v =Valid A4 А3 Α1 A0 0 0 0 0 0 LTMODE WT BL Mode Register Set x =Don't care WT=0 WT=1 Bit2-0 000 001 2 2 010 4 4 **Burst length** 011 8 8 100 R R 101 R R 110 R R 111 Full page R 0 Sequential Wrap type Interleave Bits6-4 CAS Latency 000 R 001 R 010 2 Latency mode 011 3 R 100 101 R R 110 111 R

Mode Register Write Timing



Remark R: Reserved

Elite Semiconductor Memory Technology Inc.



Burst Length and Sequence

(Burst of Two)

Starting Address (column address A0 binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
0	0,1	0,1
1	1,0	1,0

(Burst of Four)

Starting Address (column address A1-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
00	0,1,2,3	0,1,2,3
01	1,2,3,0	1,0,3,2
10	2,3,0,1	2,3,0,1
11	3,0,1,2	3,2,1,0

(Burst of Eight)

Starting Address (column address A2-A0, binary)	Sequential Addressing Sequence (decimal)	Interleave Addressing Sequence (decimal)
000	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
001	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
010	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
011	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
100	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
101	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
110	6,7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
111	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Full page burst is an extension of the above tables of Sequential Addressing, with the length being 256 for 1Mx16 device.

POWER UP SEQUENCE

- 1.Apply power and start clock, attempt to maintain CKE= "H", L(U)DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue mode register set command to initialize the mode register.
- Cf.)Sequence of 4 & 5 is regardless of the order.

Publication Date : Apr. 2018 Revision : 1.0 8/28

Elite Semiconductor Memory Technology Inc.



SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	ВА	A10/AP	A9~A0	Note
Register	Mode Register Set		Н	Χ	L	L	L	L	Χ	OP CODE		1,2	
	Auto Refresh		Н	H	L	L	L	Н	Х	Х			3
Refresh	Calf Dafrach	Entry		L									3
	Self Refresh	Exit	L	Н	L	Н	Н	Н	Χ	X		3	
Bank Active & Row	, Addr		Н	Х	H X X X X		V	V Row Address		3			
			П	^	L		П	П	^	V		Column	
Read &	Auto Prechar	ge Disable	Н	X	L	Н	L	Н	Х	V	L Column Address	4	
Column Address	Auto Prechar	ge Enable		Λ	1	••			^	V	Н	(A0~A7)	4,5
Write & Column	Auto Precharge Disable Auto Precharge Enable		Н	Х	L H		L	L	Х	V	L	Column	4
Address						Н					Address (A0~A7)	4,5	
Burst Stop	Burst Stop			Х	L	Н	Н	L	Х		Х		6
5 -	Bank Selection Both Banks		Н	Х	V .						٧	L	4
Precharge					L	L	Н	L	X	Χ	H X	4	
Clock Supposed or	01.10		Н	L	Τ	Х	Х	Х	Х				
Clock Suspend or Active Power Dow		Entry	П	L	L	Н	Н	Н] ^	X			
Active Power Dow	111	Exit	L	Н	Х	X	Х	Х	Х				
		Foto.	ш		Н	X	Х	Χ	Х				
Drackers Device	Dawa Mada	Entry	Н	L	L	Н	Н	Н					
Precharge Power Down Mode Exit		F. 34			Н	Х	Х	Х	.,	- X			
		EXIT	L	Н	L	Н	Н	Н	X				
DQM			Н			Χ	•		V		Х		7
No Operation Command		Н		Х	Н	Χ	Χ	Χ	V				
		Н	L		Н	Н	Н	X		X			

(V= Valid, X= Don't Care, H= Logic High, L = Logic Low)

Note:

1. OP Code: Operation Code

A0~ A10/AP, BA: Program keys.(@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto". Auto / self refresh can be issued only at both banks idle state.

4. BA: Bank select address.

If "Low": at read, write, row active and precharge, bank A is selected. If "High": at read, write, row active and precharge, bank B is selected.

If A10/AP is "High" at row precharge, BA ignored and both banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.


Another bank read /write command can be issued after the end of burst. New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

Publication Date: Apr. 2018
Revision: 1.0 9/28



Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency=3, Burst Length=1



:Don't Care



*Note: 1. All inputs expect CKE & DQM can be don't care when \overline{CS} is high at the CLK high going edge.

2. Bank active & read/write are controlled by BA.

ВА	Active & Read/Write
0	Bank A
1	Bank B

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command.


A10/AP	ВА	Operation
0	0	Disable auto precharge, leave bank A active at end of burst.
0	1	Disable auto precharge, leave bank B active at end of burst.
4	0	Enable auto precharge, precharge bank A at end of burst.
	1	Enable auto precharge, precharge bank B at end of burst.

4.A10/AP and BA control bank precharge when precharge command is asserted.

A10/AP	ВА	precharge
0	0	Bank A
0	1	Bank B
1	Χ	Both Banks




Power Up Sequence








Read & Write Cycle at Same Bank @ Burst Length = 4



- *Note: 1.Minimum row cycle times is required to complete internal DRAM operation.
 - 2.Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
 - 3.Access time from Row active command. tcc*(trcd +CAS latency-1)+tsac
 - 4.Output will be Hi-Z after the end of burst.(1,2,4,8 bit burst)
 Burst can't end in Full Page Mode.




Page Read & Write Cycle at Same Bank @ Burst Length=4



- *Note: 1.To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
 - 2.Row precharge will interrupt writing. Last data input, trol before Row precharge, will be written.
 - 3.DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.



Page Read Cycle at Different Bank @ Burst Length=4




^{*}Note: 1. \overline{CS} can be don't cared when \overline{RAS} , \overline{CAS} and \overline{WE} are high at the clock high going edge.

2.To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.



Page Write Cycle at Different Bank @ Burst Length = 4




*Note: 1.To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2.To interrupt burst write by row precharge, both the write and the precharge banks must be the same.




Read & Write Cycle at Different Bank @ Burst Length = 4



*Note: 1.tcpl should be met to complete write.




Read & Write Cycle with auto Precharge @ Burst Length =4



*Note: 1.tcpl should be controlled to meet minimum tras before internal precharge start (In the case of Burst Length=1 & 2 and BRSW mode)



Clock Suspension & DQM Operation Cycle @ CAS Latency=2, Burst Length=4



:Don't Care


*Note: 1.DQM is needed to prevent bus contention.

Elite Semiconductor Memory Technology Inc.

19/28



Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length=Full page



:Don't Care

*Note: 1.Burst can't end in full page mode, so auto precharge can't issue.

2. About the valid DQs after burst stop, it is same as the case of RAS interrupt.

Both cases are illustrated above timing diagram. See the label 1,2 on them.

But at burst write, burst stop and RAS interrupt should be compared carefully.


Refer the timing diagram of "Full page write burst stop cycle".

3. Burst stop is valid at every burst length.

Publication Date : Apr. 2018 Revision : 1.0 20/28



Write Interrupted by Precharge Command & Write Burst stop Cycle @ Burst Length=Full page



*Note: 1. Burst can't end in full page mode, so auto precharge can't issue.

2.Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trade.


DQM at write interrupted by precharge command is needed to prevent invalid write.

Input data after Row precharge cycle will be masked internally.

3. Burst stop is valid at every burst length.



Burst Read Single bit Write Cycle @ Burst Length=2



*Note: 1.BRSW modes is enabled by setting A9 "High" at MRS(Mode Register Set).


At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.

2.When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated.

Auto precharge is executed at the next cycle of burst-end, so in the case of BRSW write command, the precharge command will be issued after two clock cycles.



Active/Precharge Power Down Mode @ CAS Latency=2, Burst Length=4




: Don't care

*Note: 1.Both banks should be in idle state prior to entering precharge power down mode.

- 2.CKE should be set high at least 1CLK+tss prior to Row active command.
- 3.Can not violate minimum refresh specification. (32ms)



Self Refresh Entry & Exit Cycle



: Don't care


*Note: TO ENTER SELF REFRESH MODE

- 1. \overline{CS} , \overline{RAS} & \overline{CAS} with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS Starts from high.
- 6. Minimum trec is required after CKE going high to complete self refresh exit.
- 7. 2K cycle of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.






*Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

- *Note: 1. \overline{CS} , \overline{RAS} , \overline{CAS} & \overline{WE} activation at the same clock cycle with address key will set internal mode register.
 - 2.Minimum 2 clock cycles should be met before new RAS activation.
 - 3. Please refer to Mode Register Set table.



PACKAGE DIMENSIONS 50-LEAD TSOP(II) SDRAM(400mil)



Symbol		Dimension in mm		Dimension in inch			
Symbol	Min	Nom	Max	Min	Nom	Max	
Α	-	-	1.20	-	-	0.047	
A1	0.051	0.127	0.203	0.002	0.005	0.008	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
В	0.30	-	0.45	0.012	-	0.018	
B1	0.30	0.35	0.40	0.012	0.014	0.016	
С	0.12	-	0.21	0.005	-	0.008	
C1	0.10	0.127	0.16	0.004	0.005	0.006	
D	20.82	20.95	21.08	0.820	0.825	0.830	
Е	11.56	11.76	11.96	0.455	0.463	0.471	
E1	10.03	10.16	10.29	0.394	0.400	0.405	
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1	0.80 REF			0.031 REF			
е		0.80 BSC			0.031 BSC		
Υ	-	-	0.1	•	-	0.004	
θ	0	-	8	0	-	8	

Controlling dimension : Millimeter



Revision History

Revision	Date	Description
0.1	2017.07.25	Original
1.0	2018.04.13	Delete Preliminary Modify the specification of ICC6 Update CAPACITANCE



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Apr. 2018 Revision: 1.0 28/28