U8B

STM32H750v

1 PE2/I/OFT_h/TRACECLK/SAI1_CK1/SPI4_SCK/SAI1_MCLK_A/SAI4_MCLK_A/QUADSPI_BK1_IO2/SAI4_CK1/ETH_MII_TXD3/FMC_A23/EVENTOUT
2 PE3/I/OFT_h/TRACED0/TIM15_BKIN/SAI1_SD_B/SAI4_SD_B/FMC_A19/EVENTOUT
3 PE4/I/OFT_h/TRACED1/SAI1_D2/DFSDM_DATIN3/TIM15_CH1N/SPI4_NSS/SAI1_FS_A/SAI4_FS_A/SAI4_D2/FMC_A20/DCMI_D4/LCD_B0/EVENTOUT
4 PE5/I/OFT_h/TRACED2/SAI1_CK2/DFSDM_CKIN3/TIM15_CH1/SPI4_MISO/SAI1_SCK_A/SAI4_SCK_A/SAI4_CK2/FMC_A21/DCMI_D6/LCD_G0/EVENTOUT
5 PE6/I/OFT_h/TRACED3/TIM1_BKIN2/SAI1_D1/TIM15_CH2/SPI4_MOSI/SAI1_SD_A/SAI4_SD_A/SAI4_D1/SAI2_MCK_B/TIM1_BKIN2_COMP12/FMC_A22/DCMI_D7/LCD_G1/EVENTOUT
7 PC13/I/OFT/EVENTOUT/RTC_TAMP_1/RTC_TS/WKUP2
15 PC0/I/OFT_a/DFSDM_CKIN0/DFSDM_DATIN4/SAI2_FS_B/OTG_HS_ULPI_STP/FMC_SDNWE/LCD_R5/EVENTOUT/ADC123_INP10
16 PC1/I/OFT_ha/TRACED0/SAI1_D1/DFSDM_DATIN0/DFSDM_CKIN4/SPI2_MOSI/I2S2_SDO/SAI1_SD_A/SAI4_SD_A/SDMMC2_CK/SAI4_D1/ETH_MDC/MDIOS_MDC/EVENTOUT/ADC123_INN10/ADC123_INP11/RTC_TAMP_3/WKUP5
17 PC2_C/ANATT_a/ADC3_INN1/ADC3_INP0
18 PC3_C/ANATT_a/ADC3_INP1
22 PA0/I/OFT_a/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/TIM15_BKIN/USART2_CTS_NSS/UART4_TX/SDMMC2_CMD/SAI2_SD_B/ETH_MII_CRS/EVENTOUT/ADC1_INP16/WKUP0
23 PA1/I/OFT_ha/TIM2_CH2/TIM5_CH2/LPTIM3_OUT/TIM15_CH1N/USART2_RTS/UART4_RX/QUADSPI_BK1_IO3/SAI2_MCK_B/ETH_MII_RX_CLK/ETH_RMII_REF_CLK/LCD_R2/EVENTOUT/ADC1_INN16/ADC1_INP17
24 PA2/I/OFT_a/TIM2_CH3/TIM5_CH3/LPTIM4_OUT/TIM15_CH1/USART2_TX/SAI2_SCK_B/ETH_MDIO/MDIOS_MDIO/LCD_R1/EVENTOUT/ADC12_INP14/WKUP1
25 PA3/I/OFT_ha/TIM2_CH4/TIM5_CH4/LPTIM5_OUT/TIM15_CH2/USART2_RX/LCD_B2/OTG_HS_ULPI_D0/ETH_MII_COL/LCD_B5/EVENTOUT/ADC12_INP15
28 PA4/I/OFT_a/TIM5_ETR/SPI1_NSS/I2S1_WS/SPI3_NSS/I2S3_WS/USART2_CK/SPI6_NSS/OTG_HS_SOF/DCMI_HSYNC/LCD_VSYNC/EVENTOUT/ADC12_INP18/DAC1_OUT1
29 PA5/I/OFT_ha/TIM2_CH1/TIM2_ETR/TIM8_CH1N/SPI1_SCK/I2S1_CK/SPI6_SCK/OTG_HS_ULPI_CK/LCD_R4/EVENTOUT/ADC12_INN18/ADC12_INP19/DAC1_OUT2
30 PA6/I/OFT_a/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/SPI1_MISO/I2S1_SDI/SPI6_MISO/TIM13_CH1/TIM8_BKIN_COMP12/MDIOS_MDC/TIM1_BKIN_COMP12/DCMI_PIXCLK/LCD_G2/EVENTOUT/ADC12_INP3
31 PA7/I/OFT_a/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/SPI1_MOSI/I2S1_SDO/SPI6_MOSI/TIM14_CH1/ETH_MII_RX_DV/ETH_RMII_CRS_DV/FMC_SDNWE/EVENTOUT/ADC12_INN3/ADC12_INP7/OPAMP1_VINM
32 PC4/I/OFT_a/DFSDM_CKIN2/I2S1_MCK/SPDIFRX_IN2/ETH_MII_RXD0/ETH_RMII_RXD0/FMC_SDNE0/EVENTOUT/ADC12_INP4/OPAMP1_VOUT/COMP_1_INM
33 PC5/I/OFT_a/SAI1_D3/DFSDM_DATIN2/SPDIFRX_IN3/SAI4_D3/ETH_MII_RXD1/ETH_RMII_RXD1/FMC_SDCKE0/COMP_1_OUT/EVENTOUT/ADC12_INN4/ADC12_INP8/OPAMP1_VINM
34 PB0/I/OFT_a/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/DFSDM_CKOUT/UART4_CTS/LCD_R3/OTG_HS_ULPI_D1/ETH_MII_RXD2/LCD_G1/EVENTOUT/ADC12_INN5/ADC12_INP9/OPAMP1_VINP/COMP_1_INP
35 PB1/I/OFT_u/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/DFSDM_DATIN1/LCD_R6/OTG_HS_ULPI_D2/ETH_MII_RXD3/LCD_G0/EVENTOUT/ADC12_INP5/COMP_1_INM
36 PB2/I/OFT_ha/SAI1_D1/DFSDM_CKIN1/SAI1_SD_A/SPI3_MOSI/I2S3_SDO/SAI4_SD_A/QUADSPI_CLK/SAI4_D1/ETH_TX_ER/EVENTOUT/COMP_1_INP/RTC_OUT
37 PE7/I/OFT_ha/TIM1_ETR/DFSDM_DATIN2/UART7_RX/QUADSPI_BK2_IO0/FMC_D4/FMC_DA4/EVENTOUT/OPAMP2_VOUT/COMP_2_INM
38 PE8/I/OFT_ha/TIM1_CH1N/DFSDM_CKIN2/UART7_TX/QUADSPI_BK2_IO1/FMC_D5/FMC_DA5/COMP_2_OUT/EVENTOUT/OPAMP2_VINM
39 PE9/I/OFT_ha/TIM1_CH1/DFSDM_CKOUT/UART7_RTS/QUADSPI_BK2_IO2/FMC_D6/FMC_DA6/EVENTOUT/OPAMP2_VINP/COMP_2_INP
40 PE10/I/OFT_ha/TIM1_CH2N/DFSDM_DATIN4/UART7_CTS/QUADSPI_BK2_IO3/FMC_D7/FMC_DA7/EVENTOUT/COMP_2_INM
41 PE11/I/OFT_ha/TIM1_CH2/DFSDM_CKIN4/SPI4_NSS/SAI2_SD_B/FMC_D8/FMC_DA8/LCD_G3/EVENTOUT/COMP_2_INP
42 PE12/I/OFT_h/TIM1_CH3N/DFSDM_DATIN5/SPI4_SCK/SAI2_SCK_B/FMC_D9/FMC_DA9/COMP_1_OUT/LCD_B4/EVENTOUT
43 PE13/I/OFT_h/TIM1_CH3/DFSDM_CKIN5/SPI4_MISO/SAI2_FS_B/FMC_D10/FMC_DA10/COMP_2_OUT/LCD_DE/EVENTOUT
44 PE14/I/OFT_h/TIM1_CH4/SPI4_MOSI/SAI2_MCK_B/FMC_D11/FMC_DA11/LCD_CLK/EVENTOUT
45 PE15/I/OFT_h/TIM1_BKIN/HDMI????TIM1_BKIN/FMC_D12/FMC_DA12/TIM1_BKIN_COMP12/LCD_R7/EVENTOUT
46 PB10/I/OFT_f/TIM2_CH3/HRTIM_SCOUT/LPTIM2_IN1/I2C2_SCL/SPI2_SCK/I2S2_CK/DFSDM_DATIN7/USART3_TX/QUADSPI_BK1_NCS/OTG_HS_ULPI_D3/ETH_MII_RX_ER/LCD_G4/EVENTOUT
47 PB11/I/OFT_f/TIM2_CH4/HRTIM_SCIN/LPTIM2_ETR/I2C2_SDA/DFSDM_CKIN7/USART3_RX/OTG_HS_ULPI_D4/ETH_MII_TX_EN/ETH_RMII_TX_EN/LCD_G5/EVENTOUT
51 PB12/I/OFT_u/TIM1_BKIN/I2C2_SMBA/SPI2_NSS/I2S2_WS/DFSDM_DATIN1/USART3_CK/FDCAN2_RX/OTG_HS_ULPI_D5/ETH_MII_TXD0/ETH_RMII_TXD0/OTG_HS_ID/TIM1_BKIN_COMP12/UART5_RX/EVENTOUT
52 PB13/I/OFT_u/TIM1_CH1N/LPTIM2_OUT/SPI2_SCK/I2S2_CK/DFSDM_CKIN1/USART3_CTS_NSS/FDCAN2_TX/OTG_HS_ULPI_D6/ETH_MII_TXD1/ETH_RMII_TXD1/UART5_TX/EVENTOUT/OTG_HS_VBUS
53 PB14/I/OFT_u/TIM1_CH2N/TIM12_CH1/TIM8_CH2N/USART1_TX/SPI2_MISO/I2S2_SDI/DFSDM_DATIN2/USART3_RTS/UART4_RTS/SDMMC2_D0/OTG_HS_DM/EVENTOUT
54 PB15/I/OFT_u/RTC_REFIN/TIM1_CH3N/TIM12_CH2/TIM8_CH3N/USART1_RX/SPI2_MOSI/I2S2_SDO/DFSDM_CKIN2/UART4_CTS/SDMMC2_D1/OTG_HS_DP/EVENTOUT
55 PD8/I/OFT_h/DFSDM_CKIN3/SAI3_SCK_B/USART3_TX/SPDIFRX_IN1/FMC_D13/FMC_DA13/EVENTOUT
56 PD9/I/OFT_h/DFSDM_DATIN3/SAI3_SD_B/USART3_RX/FDCAN2_RXFD_MODE/FMC_D14/FMC_DA14/EVENTOUT
57 PD10/I/OFT_h/DFSDM_CKOUT/SAI3_FS_B/USART3_CK/FDCAN2_TXFD_MODE/FMC_D15/FMC_DA15/LCD_B3/EVENTOUT
58 PD11/I/OFT_h/LPTIM2_IN2/I2C4_SMBA/USART3_CTS_NSS/QUADSPI_BK1_IO0/SAI2_SD_A/FMC_A16/EVENTOUT
59 PD12/I/OFT_fh/LPTIM1_IN1/TIM4_CH1/LPTIM2_IN1/I2C4_SCL/USART3_RTS/QUADSPI_BK1_IO1/SAI2_FS_A/FMC_A17/EVENTOUT
60 PD13/I/OFT_fh/LPTIM1_OUT/TIM4_CH2/I2C4_SDA/QUADSPI_BK1_IO3/SAI2_SCK_A/FMC_A18/EVENTOUT
61 PD14/I/OFT_h/TIM4_CH3/SAI3_MCLK_B/UART8_CTS/FMC_D0/FMC_DA0/EVENTOUT
62 PD15/I/OFT_h/TIM4_CH4/SAI3_MCLK_A/UART8_RTS/FMC_D1/FMC_DA1/EVENTOUT
63 PC6/I/OFT_h/HRTIM_CHA1/TIM3_CH1/TIM8_CH1/DFSDM_CKIN3/I2S2_MCK/USART6_TX/SDMMC1_D0DIR/FMC_NWAIT/SDMMC2_D6/SDMMC1_D6/DCMI_D0/LCD_HSYNC/EVENTOUT/SWPMI_IO
64 PC7/I/OFT_h/TRGIO/HRTIM_CHA2/TIM3_CH2/TIM8_CH2/DFSDM_DATIN3/I2S3_MCK/USART6_RX/SDMMC1_D123DIR/FMC_NE1/SDMMC2_D7/SWPMI_TX/SDMMC1_D7/DCMI_D1/LCD_G6/EVENTOUT
65 PC8/I/OFT_h/TRACED1/HRTIM_CHB1/TIM3_CH3/TIM8_CH3/USART6_CK/UART5_RTS/FMC_NE2/FMC_NCE/SWPMI_RX/SDMMC1_D0/DCMI_D2/EVENTOUT
66 PC9/I/OFT_fh/MCO2/TIM3_CH4/TIM8_CH4/I2C3_SDA/I2S_CKIN/UART5_CTS/QUADSPI_BK1_IO0/LCD_G3/SWPMI_SUSPEND/SDMMC1_D1/DCMI_D3/LCD_B2/EVENTOUT
67 PA8/I/OFT_fha/MCO1/TIM1_CH1/HRTIM_CHB2/TIM8_BKIN2/I2C3_SCL/USART1_CK/OTG_FS_SOF/UART7_RX/TIM8_BKIN2_COMP12/LCD_B3/LCD_R6/EVENTOUT
68 PA9/I/OFT_u/TIM1_CH2/HRTIM_CHC1/LPUART1_TX/I2C3_SMBA/SPI2_SCK/I2S2_CK/USART1_TX/FDCAN1_RXFD_MODE/ETH_TX_ER/DCMI_D0/LCD_R5/EVENTOUT/OTG_FS_VBUS
69 PA10/I/OFT_u/TIM1_CH3/HRTIM_CHC2/LPUART1_RX/USART1_RX/FDCAN1_TXFD_MODE/OTG_FS_ID/MDIOS_MDIO/LCD_B4/DCMI_D1/LCD_B1/EVENTOUT
70 PA11/I/OFT_u/TIM1_CH4/HRTIM_CHD1/LPUART1_CTS/SPI2_NSS/I2S2_WS/UART4_RX/USART1_CTS_NSS/FDCAN1_RX/OTG_FS_DM/LCD_R4/EVENTOUT
71 PA12/I/OFT_u/TIM1_ETR/HRTIM_CHD2/LPUART1_RTS/SPI2_SCK/I2S2_CK/UART4_TX/USART1_RTS/SAI2_FS_B/FDCAN1_TX/OTG_FS_DP/LCD_R5/EVENTOUT
77 PA15(JTDI)/I/OFT/JTDI/TIM2_CH1/TIM2_ETR/HRTIM_FLT1/HDMI_CEC/SPI1_NSS/I2S1_WS/SPI3_NSS/I2S3_WS/SPI6_NSS/UART4_RTS/UART7_TX/EVENTOUT
78 PC10/I/OFT_ha/HRTIM_EEV1/DFSDM_CKIN5/SPI3_SCK/I2S3_CK/USART3_TX/UART4_TX/QUADSPI_BK1_IO1/SDMMC1_D2/DCMI_D8/LCD_R2/EVENTOUT
79 PC11/I/OFT_h/HRTIM_FLT2/DFSDM_DATIN5/SPI3_MISO/I2S3_SDI/USART3_RX/UART4_RX/QUADSPI_BK2_NCS/SDMMC1_D3/DCMI_D4/EVENTOUT
80 PC12/I/OFT_h/TRACED3/HRTIM_EEV2/SPI3_MOSI/I2S3_SDO/USART3_CK/UART5_TX/SDMMC1_CK/DCMI_D9/EVENTOUT
81 PD0/I/OFT_h/DFSDM_CKIN6/SAI3_SCK_A/UART4_RX/FDCAN1_RX/FMC_D2/FMC_DA2/EVENTOUT
82 PD1/I/OFT_h/DFSDM_DATIN6/SAI3_SD_A/UART4_TX/FDCAN1_TX/FMC_D3/FMC_DA3/EVENTOUT
83 PD2/I/OFT_h/TRACED2/TIM3_ETR/UART5_RX/SDMMC1_CMD/DCMI_D11/EVENTOUT
84 PD3/I/OFT_h/DFSDM_CKOUT/SPI2_SCK/I2S2_CK/USART2_CTS_NSS/FMC_CLK/DCMI_D5/LCD_G7/EVENTOUT
85 PD4/I/OFT_h/HRTIM_FLT3/SAI3_FS_A/USART2_RTS/FDCAN1_RXFD_MODE/FMC_NOE/EVENTOUT
86 PD5/I/OFT_h/HRTIM_EEV3/USART2_TX/FDCAN1_TXFD_MODE/FMC_NWE/EVENTOUT
87 PD6/I/OFT_h/SAI1_D1/DFSDM_CKIN4/DFSDM_DATIN1/SPI3_MOSI/I2S3_SDO/SAI1_SD_A/USART2_RX/SAI4_SD_A/FDCAN2_RXFD_MODE/SAI4_D1/SDMMC2_CK/FMC_NWAIT/DCMI_D10/LCD_B2/EVENTOUT
88 PD7/I/OFT_h/DFSDM_DATIN4/SPI1_MOSI/I2S1_SDO/DFSDM_CKIN1/USART2_CK/SPDIFRX_IN0/SDMMC2_CMD/FMC_NE1/EVENTOUT
89 PB3(JTDO/TRACESWO)/I/OFT/JTDO/TRACESWO/TIM2_CH2/HRTIM_FLT4/SPI1_SCK/I2S1_CK/SPI3_SCK/I2S3_CK/SPI6_SCK/SDMMC2_D2/UART7_RX/EVENTOUT
90 PB4(NJTRST)/I/OFT/NJTRST/TIM16_BKIN/TIM3_CH1/HRTIM_EEV6/SPI1_MISO/I2S1_SDI/SPI3_MISO/I2S3_SDI/SPI2_NSS/I2S2_WS/SPI6_MISO/SDMMC2_D3/UART7_TX/EVENTOUT
91 PB5/I/OFT/TIM17_BKIN/TIM3_CH2/HRTIM_EEV7/I2C1_SMBA/SPI1_MOSI/I2S1_SDO/I2C4_SMBA/SPI3_MOSI/I2S3_SDO/SPI6_MOSI/FDCAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/FMC_SDCKE1/DCMI_D10/UART5_RX/EVENTOUT
92 PB6/I/OFT_f/TIM16_CH1N/TIM4_CH1/HRTIM_EEV8/I2C1_SCL/HDMI_CEC/I2C4_SCL/USART1_TX/LPUART1_TX/FDCAN2_TX/QUADSPI_BK1_NCS/DFSDM_DATIN5/FMC_SDNE1/DCMI_D5/UART5_TX/EVENTOUT
93 PB7/I/OFT_fa/TIM17_CH1N/TIM4_CH2/HRTIM_EEV9/I2C1_SDA/I2C4_SDA/USART1_RX/LPUART1_RX/FDCAN2_TXFD_MODE/DFSDM_CKIN5/FMC_NL/DCMI_VSYNC/EVENTOUT
94 PB8/I/OFT_fh/TIM16_CH1/TIM4_CH3/DFSDM_CKIN7/I2C1_SCL/I2C4_SCL/SDMMC1_CKIN/UART4_RX/FDCAN1_RX/SDMMC2_D4/ETH_MII_TXD3/SDMMC1_D4/DCMI_D6/LCD_B6/EVENTOUT
95 PB9/I/OFT_fh/TIM17_CH1/TIM4_CH4/DFSDM_DATIN7/I2C1_SDA/SPI2_NSS/I2S2_WS/I2C4_SDA/SDMMC1_CDIR/UART4_TX/FDCAN1_TX/SDMMC2_D5/I2C4_SMBA/SDMMC1_D5/DCMI_D7/LCD_B7/EVENTOUT
96 PE0/I/OFT_h/LPTIM1_ETR/TIM4_ETR/HRTIM_SCIN/LPTIM2_ETR/UART8_RX/FDCAN1_RXFD_MODE/SAI2_MCK_A/FMC_NBL0/DCMI_D2/EVENTOUT
97 PE1/I/OFT_h/LPTIM1_IN2/HRTIM_SCOUT/UART8_TX/FDCAN1_TXFD_MODE/FMC_NBL1/DCMI_D3/
98

Title	<Title>		
Size A3	Document Number <Doc>		Rev <RevCode>
Date: Friday, November 23, 2018	Sheet 4 of 4		