



同步降压 NexFET™ 电源块

特性

- 半桥电源块
- · 15A电流下91%的系统效率
- 高达25A运行
- 高频率工作(高达 1.5MHz)
- 高密度 SON 5 毫米 × 6 毫米封装
- 针对 5V 栅极驱动而优化
- 低开关损耗
- 超低电感封装
- 符合 RoHS 标准
- 无卤素
- 无铅终端电镀


应用范围

- 同步降压转换器
 - 高频应用
 - 高电流,低占空比应用
- 多相位同步降压转换器
- POL DC-DC 转换器
- IMVP, VRM 与 VRD 应用

说明


此CSD87352Q5D NexFET™ 电源块是满足同步降压应用的优化设计,能够在 5 毫米 × 6 毫米的小外形尺寸封装内提供高电流,高效率和高频率性能。 该产品针对 5V 栅极驱动应用进行了优化,可提供高度灵活的解决方案,在与外部控制器/驱动器的任何 5 V 栅极驱动配合使用时,均可提供高密度电源。


俯视图



订购信息

器件	封装	介质	数量	出货
CSD87352Q5D	SON 5 毫米 × 6 毫米 塑料封装	13 英寸 卷带	2500	卷带封装





M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C (unless otherwise noted) (1)

Parameter	Conditions	VALUE	UNIT
	V _{IN} to P _{GND}	30	V
	V _{SW} to P _{GND}	30	V
Voltage Range	V _{SW} to P _{GND} (10ns)	32	V
	T_G to T_{GR}	-8 to 10	V
	B _G to P _{GND}	-8 to 10	V
Pulsed Current Rating, I _{DM}		60	Α
Power Dissipation, P _D		8.5	W
Avalancha Energy E	Sync FET, I _D = 65A, L = 0.1mH	211	
Avalanche Energy E _{AS}	Control FET, I _D = 37A, L = 0.1mH	68	mJ
Operating Junction and Storage Temperature Range, T _J , T _{STG} -55 to 150		°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $T_{\Delta} = 25^{\circ}$ (unless otherwise noted)

-A == (455 54.654)									
Parameter	Conditions	MIN	MAX	UNIT					
Gate Drive Voltage, V _{GS}		4.5	8	V					
Input Supply Voltage, V _{IN}			27	V					
Switching Frequency, f _{SW}	$C_{BST} = 0.1 \mu F \text{ (min)}$		1500	kHz					
Operating Current			25	А					
Operating Temperature, T _J			125	°C					

POWER BLOCK PERFORMANCE

 $T_A = 25^{\circ}$ (unless otherwise noted)

Parameter	Conditions	MIN	TYP	MAX	UNIT
Power Loss, P _{LOSS} (1)	V_{IN} = 12V, V_{GS} = 5V, V_{OUT} = 1.3V, I_{OUT} = 15A, f_{SW} = 500kHz, L_{OUT} = 0.3 μ H, T_J = 25°C		1.8		W
V _{IN} Quiescent Current, I _{QVIN}	T _G to T _{GR} = 0V B _G to P _{GND} = 0V		10		μΑ

Measurement made with six 10μF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins and using a high current 5V driver IC.

THERMAL INFORMATION

 $T_A = 25$ °C (unless otherwise stated)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
	Junction to ambient thermal resistance (Min Cu) (1)(2)			150	
$R_{\theta JA}$	Junction to ambient thermal resistance (Max Cu) (1)(2)			82	90.001
$R_{\theta JC}$	Junction to case thermal resistance (Top of package) (2)			33	°C/W
	Junction to case thermal resistance (P _{GND} Pin) (2)			2.8	

Device mounted on FR4 material with 1-inch² (6.45-cm²) Cu. $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2 oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 board. ReJC is specified by design while ReJA is determined by the user's board design.




ELECTRICAL CHARACTERISTICS


 $T_A = 25$ °C (unless otherwise stated)

	DADAMETED	TEST CONDITIONS	Q1 Control FET			Q2 Sync FET			
	PARAMETER	TEST CONDITIONS MIN TYP MAX			MAX	MIN	TYP	MAX	UNIT
Static Char	racteristics				•			·	
BV _{DSS}	Drain to Source Voltage	$V_{GS} = 0V, I_{DS} = 250\mu A$	30			30			V
I _{DSS}	Drain to Source Leakage Current	V _{GS} = 0V, V _{DS} = 24V			1			1	μΑ
I _{GSS}	Gate to Source Leakage Current	V _{DS} = 0V, V _{GS} = +10 / -8			100			100	nA
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}, I_{DS} = 250 \mu A$	1		2.1	0.75		1.15	V
Z _{DS(on)} ⁽¹⁾	Effective AC On-Impedance	$V_{IN} = 12V, V_{GS} = 5V, \ V_{OUT} = 1.3V, I_{OUT} = 15A, \ f_{SW} = 500kHz, \ L_{OUT} = 0.3\mu H, T_{J} = 25^{\circ}C$		9			2.8		mΩ
g _{fs}	Transconductance	$V_{DS} = 15V, I_{DS} = 15A$		51			87		S
Dynamic C	haracteristics								
C _{ISS}	Input Capacitance			740	890		1500	1800	pF
Coss	Output Capacitance	$V_{GS} = 0V, V_{DS} = 15V,$		315	380		645	775	pF
C _{RSS}	Reverse Transfer Capacitance	f = 1MHz		12	14		38	46	pF
R _G	Series Gate Resistance			1.2	2.4		0.6	1.2	Ω
Q _g	Gate Charge Total (4.5V)			4.6	5.5		10.4	12.5	nC
Q_{gd}	Gate Charge - Gate to Drain	V _{DS} = 15V,		0.9			1.9		nC
Q _{gs}	Gate Charge - Gate to Source	I _{DS} = 15A		1.5			2.2		nC
Q _{g(th)}	Gate Charge at Vth			0.9			1.2		nC
Q _{OSS}	Output Charge	$V_{DS} = 9.8V, V_{GS} = 0V$		6.6			13		nC
t _{d(on)}	Turn On Delay Time			5.4			6.1		ns
t _r	Rise Time	$V_{DS} = 15V, V_{GS} = 4.5V,$		11			7		ns
t _{d(off)}	Turn Off Delay Time	$I_{DS} = 15A$, $R_G = 2\Omega$		9.5			16		ns
t _f	Fall Time			2			2.7		ns
Diode Cha	racteristics	1							
V _{SD}	Diode Forward Voltage	$I_{DS} = 15A, V_{GS} = 0V$		0.8			0.8		V
Q _{rr}	Reverse Recovery Charge	$V_{dd} = 9.8V, I_F = 15A,$		11.3			16.3		nC
t _{rr}	Reverse Recovery Time	di/dt = 300A/µs		16			20		ns

(1) Equivalent System Performance based on application testing. See page 9 for details.



Max $R_{\theta JA} = 82^{\circ}\text{C/W}$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 150 ^{\circ} \text{C/W}$ when mounted on minimum pad area of 2-oz. (0.071-mm thick) Cu.



TYPICAL POWER BLOCK DEVICE CHARACTERISTICS

 $T_J = 125$ °C, unless stated otherwise.




Figure 1. Power Loss vs Output Current




Figure 2. Normalized Power Loss vs Temperature




Figure 3. Safe Operating Area – PCB Vertical Mount⁽¹⁾




Figure 4. Safe Operating Area – PCB Horizontal Mount⁽¹⁾




Figure 5. Typical Safe Operating Area⁽¹⁾

(1) The Typical Power Block System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0" (W) × 3.5" (L) x 0.062" (H) and 6 copper layers of 1 oz. copper thickness. See Application Section for detailed explanation.



TYPICAL POWER BLOCK DEVICE CHARACTERISTICS (continued)

 $T_J = 125$ °C, unless stated otherwise.





Figure 6. Normalized Power Loss vs Switching Frequency






Figure 8. Normalized Power Loss vs. Output Voltage




Figure 9. Normalized Power Loss vs. Output Inductance



TYPICAL POWER BLOCK MOSFET CHARACTERISTICS

 $T_A = 25$ °C, unless stated otherwise.




Figure 10. Control MOSFET Saturation




Figure 11. Sync MOSFET Saturation




Figure 12. Control MOSFET Transfer




Figure 13. Sync MOSFET Transfer




Figure 14. Control MOSFET Gate Charge




Figure 15. Sync MOSFET Gate Charge



TYPICAL POWER BLOCK MOSFET CHARACTERISTICS (continued)

 $T_A = 25$ °C, unless stated otherwise.




Figure 16. Control MOSFET Capacitance




Figure 17. Sync MOSFET Capacitance




Figure 18. Control MOSFET V_{GS(th)}




Figure 19. Sync MOSFET V_{GS(th)}




Figure 20. Control MOSFET R_{DS(on)} vs V_{GS}




Figure 21. Sync MOSFET R_{DS(on)} vs V_{GS}



TYPICAL POWER BLOCK MOSFET CHARACTERISTICS (continued)

 $T_A = 25$ °C, unless stated otherwise.




Figure 22. Control MOSFET Normalized R_{DS(on)}




Figure 23. Sync MOSFET Normalized R_{DS(on)}




Figure 24. Control MOSFET Body Diode




Figure 25. Sync MOSFET Body Diode




Figure 26. Control MOSFET Unclamped Inductive Switching




Figure 27. Sync MOSFET Unclamped Inductive Switching



APPLICATION INFORMATION

Equivalent System Performance

Many of today's high performance computing systems require low power consumption in an effort to reduce system operating temperatures and improve overall system efficiency. This has created a major emphasis on improving the conversion efficiency of today's Synchronous Buck Topology. In particular, there has been an emphasis in improving the performance of the critical Power Semiconductor in the Power Stage of this Application (see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond simply reducing $R_{\text{DS(ON)}}$.




Figure 28.

The CSD87352Q5D is part of Tl's Power Block product family which is a highly optimized product for use in a synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates Tl's latest generation silicon which has been optimized for switching performance, as well as minimizing losses associated with Q_{GD} , Q_{GS} , and Q_{RR} . Furthermore, Tl's patented packaging technology has minimized losses by nearly eliminating parasitic elements between the Control FET and Sync FET connections (see Figure 29). A key challenge solved by Tl's patented packaging technology is the system level impact of Common Source Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI and modification of switching loss equations are outlined in Tl's Application Note SLPA – 009.





Figure 29.



The combination of Tl's latest generation silicon and optimized packaging technology has created a benchmarking solution that outperforms industry standard MOSFET chipsets of similar $R_{DS(ON)}$ and MOSFET chipsets with lower $R_{DS(ON)}$. Figure 30 and Figure 31 compare the efficiency and power loss performance of the CSD87352Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The performance of CSD87352Q5D clearly highlights the importance of considering the Effective AC On-Impedance $(Z_{DS(ON)})$ during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET $R_{DS(ON)}$ specifications is not an indicator of the actual in-circuit performance when using Tl's Power Block technology.






Figure 30.

Figure 31.

The chart below compares the traditional DC measured $R_{\rm DS(ON)}$ of CSD87352Q5D versus its $Z_{\rm DS(ON)}$. This comparison takes into account the improved efficiency associated with TI's patented packaging technology. As such, when comparing TI's Power Block products to individually packaged discrete MOSFETs or dual MOSFETs in a standard package, the in-circuit switching performance of the solution must be considered. In this example, individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC measured $R_{\rm DS(ON)}$ values that are equivalent to CSD87352Q5D's $Z_{\rm DS(ON)}$ value in order to have the same efficiency performance at full load. Mid to light-load efficiency will still be lower with individually packaged discrete MOSFETs or dual MOSFETs in a standard package.

Comparison of $R_{DS(ON)}$ vs. $Z_{DS(ON)}$

. 50	0.11)				
Parameter	H	IS	LS		
Parameter	Тур	Max	Тур	Max	
Effective AC On-Impedance Z _{DS(ON)} (V _{GS} = 5V)	9	-	2.8	-	
DC Measured $R_{DS(ON)}$ ($V_{GS} = 4.5V$)	9	10.8	4	4.8	



The CSD87352Q5D NexFET™ power block is an optimized design for synchronous buck applications using 5V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems centric environment. System level performance curves such as Power Loss, Safe Operating Area, and normalized graphs allow engineers to predict the product performance in the actual application.

Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are needed to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 1 plots the power loss of the CSD87352Q5D as a function of load current. This curve is measured by configuring and running the CSD87352Q5D as it would be in the final application (see Figure 32). The measured power loss is the CSD87352Q5D loss and consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_AVG} \times I_{OUT}) = Power Loss$$
 (1)

The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C under isothermal test conditions.

Safe Operating Curves (SOA)

The SOA curves in the CSD87352Q5D data sheet provides guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4" (W) x 3.5" (L) x 0.062" (T) and 6 copper layers of 1 oz. copper thickness

Normalized Curves

The normalized curves in the CSD87352Q5D data sheet provides guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.




Figure 32. Typical Application



Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see Design Example). Though the Power Loss and SOA curves in this data sheet are taken for a specific set of test conditions, the following procedure will outline the steps the user should take to predict product performance for any set of system conditions.

Design Example

Operating Conditions:

- Output Current = 15A
- Input Voltage = 7V
- Output Voltage = 1V
- Switching Frequency = 800kHz
- Inductor = 0.2µH

Calculating Power Loss

- Power Loss at 15A = 2.5W (Figure 1)
- Normalized Power Loss for input voltage ≈ 1.05 (Figure 7)
- Normalized Power Loss for output voltage ≈ 0.95 (Figure 8)
- Normalized Power Loss for switching frequency ≈ 1.08 (Figure 6)
- Normalized Power Loss for output inductor ≈ 1.07 (Figure 9)
- Final calculated Power Loss = 2.5W x 1.05 x 0.95 x 1.08 x 1.07 ≈ 2.88W

Calculating SOA Adjustments

- SOA adjustment for input voltage ≈ 1.05°C (Figure 7)
- SOA adjustment for output voltage ≈ -1.05°C (Figure 8)
- SOA adjustment for switching frequency ≈ 1.8°C (Figure 6)
- SOA adjustment for output inductor ≈ 1.7°C (Figure 9)
- Final calculated SOA adjustment = 1.05 + (-1.05) + 1.8 + 1.7 ≈ 3.5°C

In the design example above, the estimated power loss of the CSD87352Q5D would increase to 2.88W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 3.5°C. Figure 33 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 3.5°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.




Figure 33. Power Block SOA



RECOMMENDED PCB DESIGN OVERVIEW

There are two key system-level parameters that can be addressed with a proper PCB design: Electrical and Thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. A brief description on how to address each parameter is provided.

Electrical Performance

The Power Block has the ability to switch voltages at rates greater than 10kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, Driver IC, and output inductor.

- The placement of the input capacitors relative to the Power Block's VIN and PGND pins should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 34). The example in Figure 34 uses 6x10µF ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Block, C5, C7, C19, and C8 should follow in order.
- The Driver IC should be placed relatively close to the Power Block Gate pins. T_G and B_G should connect to the outputs of the Driver IC. The T_{GR} pin serves as the return path of the high-side gate drive circuitry and should be connected to the Phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for the Driver IC will also connect to this pin.
- The switching node of the output inductor should be placed relatively close to the Power Block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level.
- The switching node of the output inductor should be placed relatively close to the Power Block VSW pins. Minimizing the node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a Boost Resistor or RC snubber can be an effective way to reduce the peak ring level. The recommended Boost Resistor value will range between 1 Ω to 4.7 Ω depending on the output characteristics of Driver IC used in conjunction with the Power Block. The RC snubber values can range from 0.5 Ω to 2.2 Ω for the R and 330pF to 2200pF for the C. Refer to TI App Note SLUP100 for more details on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to the Vsw node and PGND see Figure 34⁽¹⁾
- Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



Thermal Performance

The Power Block has the ability to utilize the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 34 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.






Figure 34. Recommended PCB Layout (Top Down View)



MECHANICAL DATA

Q5D Package Dimensions






Pinout					
Position	Designation				
Pin 1	V _{IN}				
Pin 2	V _{IN}				
Pin 3	T _G				
Pin 4	T _{GR}				
Pin 5	B_G				
Pin 6	V _{SW}				
Pin 7	V _{SW}				
Pin 8	V _{SW}				
Pin 9	P_{GND}				

M0187-01

DIM	MILLIN	METERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
a	1.40	1.5	0.055	0.059		
b	0.360	0.460	0.014	0.018		
С	0.150	0.250	0.006	0.010		
c1	0.150	0.250	0.006	0.010		
d	1.630	1.730	0.064	0.068		
d1	0.280	0.380	0.011	0.015		
d2	0.200	0.300	0.008	0.012		
d3	0.291	0.391	0.012	0.015		
D1	4.900	5.100	0.193	0.201		
D2	4.269	4.369	0.168	0.172		
E	4.900	5.100	0.193	0.201		
E1	5.900	6.100	0.232	0.240		
E2	3.106	3.206	0.122	0.126		
е	1.27	TYP	0.0	50		
f	0.396	0.496	0.016	0.020		
L	0.510	0.710	0.020	0.028		
θ	0.00	_	_	_		
K	0.8	812	0.0	32		




Land Pattern Recommendation



NOTE: Dimensions are in mm (inches).

Stencil Recommendation




NOTE: Dimensions are in mm (inches).

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.



Q5D Tape and Reel Information



A0 = 5.30 ±0.10 B0 = 6.50 ±0.10 K0 = 1.90 ±0.10

M0191-01

- NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
 - 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
 - 3. Material: black static-dissipative polystyrene
 - 4. All dimensions are in mm, unless otherwise specified.
 - 5. Thickness: 0.30 ±0.05mm
 - 6. MSL1 260°C (IR and convection) PbF reflow compatible

REVISION HISTORY

Changes from Original (June 2011) to Revision A	Page
Remove Z _{DS(on)} Max	3
Remove Z _{DS(on)} Max	10
Add Electrical Performance bullet	
Changes from Revision A (September 2011) to Revision B	Page
Changed Figure 5	4
Changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 and Inches Max value From:	m: 0.061 To: 0.059 15
Changes from Revision B (October 2011) to Revision C	Page
• 将特性着重号从高达35A运行改至:高达25A运行	1



PACKAGE OPTION ADDENDUM

11-Apr-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
CSD87352Q5D	ACTIVE	LSON-CLIP	DQY	8		Pb-Free (RoHS Exempt)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-55 to 150	87352D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





11-Apr-2014

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2016

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD87352Q5D	LSON- CLIP	DQY	8	2500	330.0	15.4	5.3	6.3	1.2	8.0	12.0	Q2
CSD87352Q5D	LSON- CLIP	DQY	8	2500	330.0	12.4	5.3	6.3	1.8	8.0	12.0	Q2

www.ti.com 15-Feb-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD87352Q5D	LSON-CLIP	DQY	8	2500	335.0	335.0	32.0
CSD87352Q5D	LSON-CLIP	DQY	8	2500	367.0	367.0	35.0

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品	应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
DLP® 产品	www.dlp.com	能源	www.ti.com/energy	
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
微控制器 (MCU)	www.ti.com.cn/microcontrollers			
RFID 系统	www.ti.com.cn/rfidsys			
OMAP应用处理器	www.ti.com/omap			
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated