













DRV8313 SLVSBA5C - OCTOBER 2012-REVISED NOVEMBER 2015

DRV8313 2.5-A Triple 1/2-H Bridge Driver

Features

- Triple 1/2-H Bridge Driver IC
 - 3-Phase Brushless DC Motors
 - Solenoid and Brushed DC Motors
- High Current-Drive Capability: 2.5-A Peak
- Low MOSFET ON-Resistance
- Independent 1/2-H-Bridge Control
- Uncommitted Comparator Can Be Used for **Current Limit or Other Functions**
- Built-In 3.3-V 10-mA LDO Regulator
- 8-V to 60-V Operating Supply-Voltage Range
- Sleep Mode for Standby Operation
- Small Package and Footprint
 - 28-Pin HTSSOP (PowerPAD™ Package)
 - 36-Pin VQFN

Applications

- Camera Gimbals
- **HVAC Motors**
- Office Automation Machines
- Factory Automation and Robotics

3 Description

The DRV8313 provides three individually controllable half-H-bridge drivers. The device is intended to drive a three-phase brushless dc motor, although it can also be used to drive solenoids or other loads. Each output driver channel consists of N-channel power MOSFETs configured in a 1/2-H-bridge configuration. Each 1/2-H-bridge driver has a dedicated ground terminal, which allows independent external current sensing.

An uncommitted comparator is integrated into the DRV8313, which allows for the construction of current-limit circuitry or other functions.

Internal protection functions are provided for undervoltage, charge pump faults, overcurrent, short circuits, and overtemperature. Fault conditions are indicated by the nFAULT pin.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV8313	HTSSOP (28)	9.70 mm × 4.40 mm
DRV8313	VQFN (36)	6.00 mm x 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

8 Application and Implementation 1	8	Features 1	1 Fe
8.1 Application Information 1		Applications 1	2 A _l
8.2 Typical Applications 1		Description 1	
9 Power Supply Recommendations 2	9	Revision History2	
9.1 Bulk Capacitance2		Pin Configuration and Functions	
10 Layout 2	10	Specifications4	
10.1 Layout Guidelines 2		6.1 Absolute Maximum Ratings	-
10.2 Layout Example 2		6.2 ESD Ratings	_
10.3 Thermal Considerations		6.3 Recommended Operating Conditions	_
10.4 Power Dissipation 2		6.4 Thermal Information	_
11 Device and Documentation Support 2	11	6.5 Electrical Characteristics	-
11.1 Documentation Support		6.6 Switching Characteristics	-
11.2 Community Resources2		6.7 Typical Characteristics	_
11.3 Trademarks		Detailed Description	
11.4 Electrostatic Discharge Caution		7.1 Overview	
11.5 Glossary		7.2 Functional Block Diagram	
12 Mechanical, Packaging, and Orderable	12	7.3 Feature Description	
Information 2		7.4 Device Functional Modes	7.
12 Mechanical, Packaging, and Ordera	12	7.3 Feature Description	7.


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (January 2015) to Revision C	Page
•	Added a new package to the Device Information table	
•	Added a new VQFN package for the device	3
•	Corrected a numbering error on one of the ground pins in the Pin Functions table	3
С	hanges from Revision B (January 2015) to Revision C	Page
•	Added a new package to the Device Information table	1
•	Added a new VQFN package for the device	3
<u>•</u>	Corrected a numbering error on one of the ground pins in the Pin Functions table	3
С	hanges from Revision A (November 2012) to Revision B	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	



5 Pin Configuration and Functions



36-Pin VQFN With Exposed Thermal Pad **Top View nFAULT** 28 35 32 29 EN1 nSLEEP 26 nRESET IN1 GND 25 V3P3 24 GND NC Thermal 23 CPL GND Pad COMPN VCP 21 СОМРР 20 NC GND 19 15 16 1 12 10

RHH Package

NC - No internal connection

Pin Functions

	PIN				
NAME	NO).	TYPE (1)	DESCRIPTION	
NAME	PWP	RHH			
COMPN	13	22	I	Comparator negative input. Uncommitted comparator input	
COMPP	12	21	I	Comparator positive input. Uncommitted comparator input	
CPL	1	5	PWR	Charge pump. Connect a VM-rated, 0.01-µF ceramic capacitor between CPH and CPL.	
СРН	2	6	PWR	Charge pump. Connect a VM-rated, 0.01-µF ceramic capacitor between CPH and CPL.	
EN1	26	1	I	Channel enable. Logic high enables the 1/2-H bridge channel; internal pulldown	
EN2	24	35	I	Channel enable. Logic high enables the 1/2-H bridge channel; internal pulldown	
EN3	22	33	I	Channel enable. Logic high enables the 1/2-H bridge channel; internal pulldown	
GND	14, 20, 28	3, 17, 18, 20, 23, 24, 30, 31, 32	PWR	Device ground. Connect to system ground	
IN1	27	2	I	Channel input. Logic high pulls 1/2-H bridge high, logic low pulls 1/2-H bridge low; no effect when ENx is low; internal pulldown	
IN2	25	36	I	Channel Logic high pulls 1/2-H bridge high, logic low pulls 1/2-H bridge low; no effect when ENx is low; internal pulldowninput.	
IN3	23	34	I	Channel Logic high pulls 1/2-H bridge high, logic low pulls 1/2-H bridge low; no effect when ENx is low; internal pulldowninput.	
NC	21	4, 8, 14	NC	No internal connection. Recommended net given in block diagram (if any)	
nCOMPO	19	29	OD	Comparator output. Uncommitted comparator output; open drain requires an external pullup.	
nFAULT	18	28	OD	Fault indication pin. Pulled logic-low with fault condition; open-drain output requires an external pullup.	

(1) I = input, O = output, OD = open-drain output, PWR = power, NC = no connect



Pin Functions (continued)

	PIN				
NAME	NO	D .	TYPE (1)	DESCRIPTION	
NAME	PWP	RHH			
nRESET	16	26	1	Reset input. Active-low reset input initializes internal logic, clears faults, and disables the outputs, internal pulldown	
nSLEEP	17	27	1	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown	
OUT1	5	10	0	Half-H bridge output, connect to the load	
OUT2	8	13	0	Half-H bridge output, connect to the load	
OUT3	9	15	0	Half-H bridge output, connect to the load	
PGND1	6	11	PWR	Low-side FET source. Connect to GND or to low-side current-sense resistors	
PGND2	7	12	PWR	Low-side FET source. Connect to GND or to low-side current-sense resistors	
PGND3	10	16	PWR	Low-side FET source. Connect to GND or to low-side current-sense resistors	
V3P3	15	25	PWR	Internal regulator. Internal supply voltage; bypass to GND with a 6.3 V, 0.47 μF ceramic capacitor; up to 10-mA external load	
VCP	3	7	PWR	Charge pump. Connect a 16 V, 0.1 µF ceramic capacitor to VM	
VM	4, 11	9, 19	PWR	Power supply. Connect to motor supply voltage; bypass to GND with two 0.1 μF (for each pin) plus one bulk capacitor rated for VM	
Thermal pad			PWR	Must be connected to ground	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

	MIN	MAX	UNIT
Power-supply voltage (VM)	-0.3	65	V
Power supply voltage ramp rate (VM)	0	2	V/µs
Charge pump voltage (VCP, CPH)	-0.3	VM + 12	V
Charge pump negative switching pin (CPL)	-0.3	VM	V
Internal regulator current output (V3P3)	0	10	mA
Internal regulator voltage (V3P3)	-0.3	3.8	V
Control pin voltage (nRESET, nSLEEP, nFAULT, nCOMPO, ENx, INx)	-0.5	7	V
Comparator input-voltage (COMPP, COMPN)	-0.5	7	V
Open drain output current (nFAULT, nCOMPO)	0	10	mA
Continuous phase node pin voltage (OUTx)	-0.7	VM + 0.7	V
Continuous 1/2-H-bridge source voltage (PGNDx)	-600	600	mV
Peak output current (OUTx)	Internall	y limited	Α
Operating junction temperature T _J	-40	150	°C
Storage temperature T _{stg}	-60	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±3000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all		V
		pins ⁽²⁾	±1500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ All voltage values are with respect to the network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VM	Motor power-supply voltage range (1)	8	60	V
V_{IN}	Digital pin voltage range	0	5.5	V
f _{PWM}	Applied PWM signal on ENx, INx	0	250	kHz
V_{GNDX}	PGNDx pin voltage	-500	500	mV
I _{V3P3}	V3P3 load current	0	10 ⁽²⁾	mA
T _A	Operating ambient temperature	-40	125	°C

⁽¹⁾ Both VM pins must be connected to the same supply voltage.(2) Power dissipation and thermal limits must be observed.

6.4 Thermal Information

		DRV	DRV8313			
	THERMAL METRIC (1)	PWP (HTSSOP)	RHH (VQFN)	UNIT		
		28 PINS	36 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.6	31.1	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	15.9	17.3	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	5.6	5.6	°C/W		
ΨЈТ	Junction-to-top characterization parameter	0.2	0.2	°C/W		
ΨЈВ	Junction-to-board characterization parameter	5.5	5.6	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.4	1.3	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 $T_A = 25$ °C, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES				<u>'</u>	
I_{VM}	VM operating supply current	V _M = 24 V, f _{PWM} < 50 kHz		1	5	mA
VMQ	VM sleep-mode supply current	V _M = 24 V		500	800	μA
INTERN	AL REGULATOR (V3P3)					
V _{3P3}	V3P3 voltage	I _{OUT} = 0 to 10 mA	3.1	3.3	3.52	V
LOGIC-I	LEVEL INPUTS (nSLEEP, ENx, INx)					
V _{IL}	Input low voltage			0.6	0.7	V
V _{IH}	Input high voltage		2.2		5.25	V
V _{HYS}	Input hysteresis		50		600	mV
IL	Input low current	VIN = 0	-5		5	μA
l _{IH}	Input high current	VIN = 3.3 V			100	μA
R _{PD}	Pulldown resistance			100		kΩ
OPEN-D	RAIN OUTPUTS (nFAULT and nCOMP	0)				
V _{OL}	Output low voltage	I _O = 5 mA			0.5	V
I _{он}	Output high leakage current	V _O = 3.3 V			1	μΑ
СОМРА	RATOR (COMPP, COMPN, nCOMPO)					
V_{CM}	Common-mode input-voltage range		0		5	V
V _{IO}	Input offset voltage		- 7		7	mV
IB	Input bias current		-300		300	nΑ
t _R	Response time	100-mV step with 10-mV overdrive			2	μs
H-BRID	GE FETs					
	High-side FET ON-resistance	$V_M = 24 \text{ V}, I_O = 1 \text{ A}, T_J = 25^{\circ}\text{C}$		0.24		
	Tilgir-side FET ON-resistance	$V_M = 24 \text{ V}, I_O = 1 \text{ A}, T_J = 85^{\circ}C^{(1)}$		0.29	0.39	Ω
DS(on)	Low-side FET ON-resistance	$V_M = 24 \text{ V}, I_O = 1 \text{ A}, T_J = 25^{\circ}\text{C}$		0.24		12
	Low-side FET ON-Tesistatice	$V_M = 24 \text{ V}, I_O = 1 \text{ A}, T_J = 85^{\circ}C^{(1)}$		0.29	0.39	
I _{OFF}	Off-state leakage current		-2		2	μΑ
PROTE	CTION CIRCUITS					
V _{UVLO}	VM undervoltage lockout voltage	V _M rising		6.3	8	V
OCP	Overcurrent protection trip level		3	5		Α
t _{OCP}	Overcurrent protection deglitch time			5		μs
T _{TSD} (1)	Thermal shutdown temperature	Die temperature	150	160	180	°C
T _{HYS} (1)	Thermal shutdown hysteresis	Die temperature		35		°C

⁽¹⁾ Specification based on design and characterization data

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated




6.6 Switching Characteristics


 $T_A = 25^{\circ}C, V_M = 24 V, R_L = 20 \Omega$

	PARAMETER	TEST CONDITIONS	MIN	TYP M	AX	UNIT
t ₁	Delay time, ENx high to OUTx high	INx = 1	130	3	30	ns
t ₂	Delay time, ENx low to OUTx low	INx = 1	275	4	75	ns
t ₃	Delay time, ENx high to OUTx low	INx = 0	100	3	00	ns
t ₄	Delay time, ENx low to OUTx high	INx = 0	200	4	00	ns
t ₅	Delay time, INx high to OUTx high	ENx = 1	300	5	00	ns
t ₆	Delay time, INx low to OUTx low	ENx = 1	275	4	75	ns
t _r	Output rise time, resistive load to GND		30	1	50	ns
t _f	Output fall time, resistive load to GND		30	1	50	ns
t _{DEAD}	Output dead time			90		ns


(1) Specified by design and characterization data




INx = 1, Resistive Load to GND



INx = 0, Resistive Load to VM



ENx = 1, Resistive Load to GND




T0543-01

Figure 1. DRV8313 Switching Characteristics

TEXAS INSTRUMENTS

6.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Typical Characteristics (continued)



Copyright © 2012-2015, Texas Instruments Incorporated Product Folder Links: DRV8313




7 Detailed Description

7.1 Overview

The DRV8313 integrates three independent 2.5-A half-H bridges, protection circuits, sleep mode, fault reporting, and a comparator. Its single power supply supports a wide 8-V to 60-V range, making it well-suited for motor drive applications.

7.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Output Stage

The DRV8313 contains three half-H-bridge drivers. The source terminals of the low-side FETs of all three half-H-bridges terminate at separate pins (PGND1, PGND2, and PGND3) to allow the use of a low-side current-sense resistor on each output, if desired. The user may also connect all three together to a single low-side sense resistor, or may connect them directly to ground if there is no need for current sensing.

If using a low-side sense resistor, take care to ensure that the voltage on the PGND1, PGND2, or PGND3 pin does not exceed ±500 mV.

There are two VM motor power-supply pins. Connect both VM pins together to the motor-supply voltage.

7.3.2 Bridge Control

The INx input pins directly control the state (high or low) of the OUTx outputs; the ENx input pins enable or disable the OUTx driver. Table 1 shows the logic:

Table 1. Logic States

INx	ENx	OUTx
Χ	0	Z
0	1	L
1	1	Н

7.3.3 Charge Pump

Because the output stages use N-channel FETs, the device requires a gate-drive voltage higher than the VM power supply to enhance the high-side FETs fully. The DRV8313 integrates a charge-pump circuit that generates a voltage above the VM supply for this purpose.

The charge pump requires two external capacitors for operation. See the block diagram and pin descriptions for details on these capacitors (value, connection, and so forth).

The charge pump shuts down when nSLEEP is low.




Figure 11. DRV8313 Charge Pump

Product Folder Links: DRV8313

Copyright © 2012-2015, Texas Instruments Incorporated



7.3.4 Comparator

The DRV8313 includes an uncommitted comparator, which can find use as a current-limit comparator or for other purposes.

Figure 12 shows connections to use the comparator to sense current for implementing a current limit. Current from all three low-side FETs is sensed using a single low-side sense resistor. The voltage across the sense resistor is compared with a reference, and when the sensed voltage exceeds the reference, a current-limit condition is signaled to the controller. The V3P3 internal voltage regulator can be used to set the reference voltage of the comparator.




Figure 12. Comparator As Current Monitor

Submit Documentation Feedback

(OCP)



7.3.5 Protection Circuits

The DRV8313 has full protection against undervoltage, overcurrent, and overtemperature events.

7.3.5.1 Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the undervoltage threshold voltage (V_{UVLO}), all FETs in the Hbridge will be disabled, the charge pump will be disabled, the internal logic is reset, and the nFAULT pin will be driven low. Operation will resume when VM rises above the UVLO threshold. The nFAULT pin will be released after operation has resumed.

7.3.5.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume. The nFAULT pin will be released after operation has resumed.

7.3.5.3 Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than toch, the device disables the channel experiencing the overcurrent and drives the nFAULT pin low. The driver remains off until either assertion of nRESET or the cycling of VM power.

Overcurrent conditions on both high- and low-side devices, that is, a short to ground, supply, or across the motor winding, all result in an overcurrent shutdown.

CHARGE ERROR H-BRIDGE **V3P3 RECOVERY FAULT** CONDITION REPORT **PUMP** VM > V_{UVLO} VM undervoltage $VM < V_{UVLO}$ nFAULT Disabled Disabled Operating (UVLO) (max 8 V) (max 8 V) Thermal Shutdown $T_J > T_{TSD}$ (min 150°C) $T_J < T_{TSD} - T_{HYS}$ (T_{HYS} typ 35°C) nFAULT Disabled Operating Operating (TSD) Overcurrent $I_{OUT} > I_{OCP}$ (min 3 A) nFAULT Disabled nRESET Operating Operating

Table 2. Fault Condition Summary

Copyright © 2012-2015, Texas Instruments Incorporated

Submit Documentation Feedback



7.4 Device Functional Modes

The DRV8313 is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled, the output FETs are disabled Hi-Z, and the V3P3 regulator is disabled. The DRV313 is brought out of sleep mode automatically if nSLEEP is brought logic high.

7.4.1 nRESET and nSLEEP Operation

The nRESET pin, when driven low, resets any faults. It also disables the output drivers while it is active. The device ignores all inputs while nRESET is active. Note that there is an internal power-up-reset circuit, so that driving nRESET at power up is not required.

Driving nSLEEP low puts the device into a low-power sleep state. Entering this state disables the output drivers, stops the gate-drive charge pump, resets all internal logic (including faults), and stops all internal clocks. In this state, the device ignores all inputs until nSLEEP returns inactive-high. When returning from sleep mode, some time (approximately 1 ms) must pass before the motor driver becomes fully operational. The V3P3 regulator remains operational in sleep mode.

Table 3. Functional Modes Summary

			,	
FAULT	CONDITION	H-BRIDGE	CHARGE PUMP	V3P3
Operating	8 V < VM < 60 V nSLEEP pin = 1	Operating	Operating	Operating
Sleep mode	8 V < VM < 60 V nSLEEP pin = 0	Disabled	Disabled	Disabled
	VM undervoltage (UVLO)	Disabled	Disabled	Operating
Fault encountered	Overcurrent (OCP)	Disabled	Operating	Operating
	Thermal shutdown (TSD)	Disabled	Operating	Operating

Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: *DRV8313*



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8313 can be used to drive Brushless-DC motors, Brushed-DC motors, and solenoid loads. The following design procedure can be used to configure the DRV8313.

8.2 Typical Applications

8.2.1 Three-Phase Brushless DC Motor Control

In this application, the DRV8313 will be used to drive a Brushless-DC motor




Figure 13. BLDC Driver Application Schematic



Typical Applications (continued)

8.2.1.1 Design Requirements

Table 4 gives design input parameters for system design.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Typical Supply voltage	VM	18 V
Maximum voltage	VM _{MAX}	36 V
Target rms current	I _{RMS}	1.2 A
Motor Winding Resistance	M _R	0.5 Ω
Motor Winding Inductance	M _L	0.28 mH
Motor Poles	M _P	16 poles
Motor Rated RPM	M _{RPM}	4000 RPM
PWM Frequency	f _{PWM}	25 kHz

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Motor Voltage

Brushless-DC motors are typically rated for a certain voltage (for example 12 V and 24 V). Operating a motor at a higher voltage corresponds to a lower drive current to obtain the same motor power. A higher operating voltage also corresponds to a higher obtainable rpm. DRV8313 allows for the use of higher operating voltage due to a maximum VM rating of 60 V.

Operating at lower voltages generally allows for more accurate control of phase currents. DRV8313 will function down to a supply of 8 V.

8.2.1.2.2 Motor Commutation

The DRV8313 can drive both trapezoidal (120°) and sinusiodal (180°) commutation due to independent control of each of the three 1/2-H bridges.

Both synchronous and asynchronous rectification are supported. Synchronous rectification is achieved by applying a pulse-width-modulated (PWM) input signal to the INx pins while driving. The user can also implement asynchronous rectification by applying the PWM signal to the ENx inputs.

Table 5. Trapezoidal (120°) Commutation States


State	C	OUT1 (Phase l	J)	C	OUT2 (Phase \	/)	OUT3 (Phase W)			
State	IN1	EN1	OUT1	IN2	EN2	OUT2	IN3	EN3	OUT3	
1	Х	0	Z	1	1	Н	0	1	L	
2	1	1	Н	Х	0	Z	0	1	L	
3	1	1	Н	0	1	L	Х	0	Z	
4	Х	0	Z	0	1	L	1	1	Н	
5	0	1	L	Х	0	Z	1	1	Н	
6	0	1	L	1	1	Н	Х	0	Z	
Brake	0	1	L	0	1	L	0	1	L	
Coast	X	0	Z	X	0	Z	X	0	Z	

Product Folder Links: DRV8313

Copyright © 2012–2015, Texas Instruments Incorporated



8.2.1.3 Application Curves





8.2.2 Three-Phase Brushless DC Motor Control With Current Monitor

In this application, the DRV8313 will be used to drive a Brushless-DC motor and the uncommitted comparator will be used to monitor the motor current




Figure 15. Uncommitted Comparator Used As a Current Monitor

8.2.2.1 Design Requirements

Table 6 gives design input parameters for system design.

Table 6. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Trip Current	I _{TRIP}	2.5 A

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 Trip Current

The uncommitted comparator is configured such that the negative input COMPN is connected to the PGNDx pins. A sense resistor is placed from the PGNDx/COMPN pins to GND.

The voltage on the COMPP pin will set the current monitor trip threshold. In this case, the the nCOMPO pin will change state when COMPP and COMPN have the same potential.

$$I_{TRIP} (A) = \frac{COMPN (V)}{R_{SENSE} (\Omega)}$$
(1)



Example: If the desired trip current is 2.5 A

Set $R_{SENSE} = 200 \text{ m}\Omega$

COMPN would have to be 0.5 V.

Create a resistor divider from V3P3 (3.3 V) to set COMPN ≈ 0.5 V.

Set R2 = 10 k Ω , set R1 = 56 k Ω

8.2.2.2.2 Sense Resistor

For optimal performance, it is important for the sense resistor to be:

- Surface-mount
- Low inductance
- · Rated for high enough power
- · Placed closely to the motor driver

The power dissipated by the sense resistor equals $I_{rms}^2 \times R$. For example, if the rms motor current is 1 A and a 200-m Ω sense resistor is used, the resistor will dissipate 1 A² × 0.2 Ω = 0.2 W. The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, margin should be added. It is always best to measure the actual sense resistor temperature in a final system, along with the power MOSFETs, as those are often the hottest components.

Because power resistors are larger and more expensive than standard resistors, it is common practice to use multiple standard resistors in parallel, between the sense node and ground. This distributes the current and heat dissipation.



8.2.3 Brushed-DC and Solenoid Load




Figure 16. Brushed-DC and Solenoid Schematic

8.2.3.1 Design Requirements

8.2.3.1.1 Table 7 gives design input parameters for system design.

Table 7. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Brushed motor rms current	I _{RMS, BDC}	1.0 A
Brushed motor peak current	I _{PEAK, BDC}	2.0 A
Solenoid rms current	I _{RMS, SOL}	0.5 A
Solenoid peak current	I _{PEAK, SOL}	1.0 A

8.2.3.1.2 Detailed Design Procedure

Table 8. Brushed-DC Control

Function	IN1	EN1	IN2	EN2	OUT1	OUT2
Forward	1	1	0	1	Н	L
Reverse	0	1	1	1	L	Н
Brake (low-side slow decay)	0	1	0	1	L	L
High-side slow decay	1	1	1	1	Н	Н
Coast	X	0	Х	0	Z	Z

Table 9. Solenoid Control (High-Side Load)

Function	IN3	EN3	OUT3
Coast / Off	X	0	Z
On	0	1	L
Brake	1	1	Н



8.2.4 Three Solenoid Loads




Figure 17. Three Independent Load Connections Schematic

8.2.4.1 Design Requirements

8.2.4.1.1 Table 10 gives design input parameters for system design.

Table 10. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Solenoid rms current	I _{RMS, SOL}	1.0 A
Solenoid peak current	I _{PEAK, SOL}	1.5 A

8.2.4.1.2 Detailed Design Procedure

Table 11. Solenoid Control (high-side load)

Function	IN2	EN2	OUT2
Coast / Off	X	0	Z
On	0	1	L
Brake	1	1	Н

Table 12. Solenoid Control (low-side load)

Function	IN1	EN1	OUT1
Coast / Off	X	0	Z
On	1	1	Н
Brake	0	1	L



9 Power Supply Recommendations

9.1 Bulk Capacitance

Having an appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- · The highest current required by the motor system
- The capacitance and current capability of the power supply
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed dc, brushless dc, stepper)
- · The motor braking method

The inductance between the power supply and the motor drive system limits the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




Figure 18. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.



10 Layout

10.1 Layout Guidelines

The bulk capacitor should be placed to minimize the distance of the high-current path through the motor driver device. The connecting metal trace widths should be as wide as possible, and numerous vias should be used when connecting PCB layers. These practices minimize inductance and allow the bulk capacitor to deliver high current.

Small-value capacitors should be ceramic, and placed closely to device pins.

The high-current device outputs should use wide metal traces.

The device thermal pad should be soldered to the PCB top-layer ground plane. Multiple vias should be used to connect to a large bottom-layer ground plane. The use of large metal planes and multiple vias helps dissipate the $l^2 \times r_{DS(on)}$ heat that is generated in the device.

In the example layouts given below, the uncommitted comparator is not used. Since this is the case, the COMPP, COMPN, and COMPO pins are tied to GND.

10.2 Layout Example




Figure 19. Recommended Layout Example For HTSSOP PWP Package



Layout Example (continued)




Figure 20. Recommended Layout Example For QFN RHH Package

Submit Documentation Feedback



10.3 Thermal Considerations

The DRV8313 has thermal shutdown (TSD) as previously described. A die temperature in excess of 150°C (minimally) disables the device until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

10.3.1 Heatsinking

The PowerPAD package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, add a number of vias to connect the thermal pad to the ground plane to accomplish this. On PCBs without internal planes, add copper area on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, use thermal vias to transfer the heat between the top and bottom layers.

For details about how to design the PCB, see TI Application Report SLMA002, PowerPAD Thermally Enhanced Package and TI Application Brief SLMA004, PowerPAD Made Easy, available at www.ti.com.

In general, providing more copper area allows the dissipation of more power.

10.4 Power Dissipation

The power dissipated in the output FET resistance, or r_{DS(on)} dominates power dissipation in the DRV8313. A rough estimate of average power dissipation of each half-H-bridge when running a static load is:

$$P = r_{DS(on)} \times (I_{OUT})^2$$

where

- P is the power dissipation of one H-bridge,
- r_{DS(on)} is the resistance of each FET, and
- I_{OUT} is equal to the average current drawn by the load.

(2)

At start-up and fault conditions, this current is much higher than normal running current; remember to take these peak currents and their duration into consideration.

The total device dissipation is the power dissipated in each of the three half-H-bridges added together.

The maximum amount of power that the device can dissipate depends on ambient temperature and heatsinking.

Note that $r_{DS(on)}$ increases with temperature, so as the device heats, the power dissipation increases. Take this into consideration when sizing the heatsink.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

- PowerPAD™ Thermally Enhanced Package, SLMA002
- PowerPAD™ Made Easy, SLMA004
- Calculating Motor Driver Power Dissipation, SLVA504
- Understanding Motor Driver Current Ratings, SLVA505

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.





26-Nov-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8313PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8313	Samples
DRV8313PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8313	Samples
DRV8313RHH	ACTIVE	VQFN	RHH	36	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8313	Samples
DRV8313RHHR	ACTIVE	VQFN	RHH	36	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8313	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

26-Nov-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Nov-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differences are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8313PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
DRV8313RHHR	VQFN	RHH	36	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 27-Nov-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8313PWPR	HTSSOP	PWP	28	2000	367.0	367.0	38.0
DRV8313RHHR	VQFN	RHH	36	2500	367.0	367.0	38.0

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-38/AO 01/16

NOTE: A. All linear dimensions are in millimeters


Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4205094/E 06/11



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.



RHH (S-PVQFN-N36)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206362-5/M 11/13

NOTE: All linear dimensions are in millimeters



RHH (S-PVQFN-N36)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for any larger diameter vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity