


MAX series voltage regulator schematic




Title		
Size A	Number	Revision
Date: 08.05.2014	Sheet of	
File: C:\Users\...\8860.SchDoc	Drawn By:	


D



Schematic for DDR2 RAM chip







DDR2 Interface




Title		
Size	Number	Revision
A		
Date:	08.05.2014	Sheet of
File:	C:\Users\...\ddr2_memory.SchDoc	Drawn By:

Decoupling capacitors




Title		
Size	Number	Revision
A		
Date:	08.05.2014	Sheet of
File:	C:\Users\...\decoupling.SchDoc	Drawn By:

Toplevel Schematic for microcontroller - EFM32GG990




Title		
Size	Number	Revision
C	U	
Date:	08.05.2014	Sheet of
File:	C:\Users\jef32ag990\SchDoc	Drawn By:

Header connectors - North West East




Title		
Size	Number	Revision
B		
Date:	08.05.2014	Sheet of
File:	C:\Users\...headers\SchDoc	Drawn By:

Schematic for 1V2 voltage regulator




Title			
Size A	Number		Revision
Date:	08.05.2014		Sheet of
File:	C:\Users\...\MIC5248.SchDoc		Drawn By:

Toplevel Schematic for power supply unit






Title		
Size	Number	Revision
A		
Date:	08.05.2014	Sheet of
File:	C:\Users\...\psu.SchDoc	Drawn By:

Toplevel Schematic for Motherboard




Title		
Size	Number	Revision
B		
Date:	08.05.2014	Sheet of
File:	C:\Users\...Toplevel.SchDoc	Drawn By:

Schematic for SRAM chips




Title		
Size	Number	Revision
A		
Date:	08.05.2014	Sheet of
File:	C:\Users\...uc_sram.SchDoc	Drawn By:

Toplevel Schematic for FPGA - Spartan 6 LXxx-2CSG324



Title		
Size D	Number	Revision
Date 10.05.2014	Sheet of	
File C:\Users\sasce\Documents\proj\2441\Subtask	Drawn By	



Boards