# **Toyon Research Corporation**

# Lab 8: Processor Integration

Chilipepper Tutorial Projects

# Table of Contents

Introdu	ction	4
Proce	dure	4
Objec	tives	4
Genera	te HDL code	5
1.1	Supplemental PCores	5
1.2	QPSK_RX	5
1.3	RX_FIFO	6
1.4	MATLAB Test Bench	6
1.5	HDL Coder Project	7
Configu	are Cores and Export Design	13
2.1	Needed IP Cores	13
2.2	Configuring the ADC Driver Port	14
2.3	Configuring the MCU Driver Port	14
2.4	Configuring the MCU UART	14
2.5	Configuring the DC Offset	14
2.6	Configuring the QPSK RX	15
2.7	Configuring the RX FIFO	15
2.8	Configuring the TX Clock Generator IP Core	15
2.9	Configuring the RX Clock Generator IP Core	16
2.10	Pin Assignments	17
2.11	Adding ChipScope Peripheral (optional)	19
Create	software project	21
3.1	Creating a new C Project	21
3.2	Programming the Board	22
3.3	Debugging with SDK	24
Testing	g and Design Verification	25
<i>1</i> 1	Varification with Terminal	25

4.2	Debugging with ChipScope Pro	26
Appendi	x A MATLAB RX Correlator	28
Appendi	x B MATLAB RX FIFO	32
Appendi	x C MATLAB QPSK RX Test Bench Script	34
Appendi	x D main.c	38

# Lab 8: Processor Integration

#### Introduction

This lab will extend the previous labs and allow you to interface your receive core to the Xilinx MicroBlaze Processor. To accomplish this, it is necessary to create a FIFO Core to allow bytes received from the previously created QPSK Correlator to be sent to the software running on the MicroBlaze. Once sent to this software the message will be relayed to a UART and received by a terminal program running on the PC. The lab will assume the message was received using a second Chilipepper board however if you do not have two boards, you can use the concepts of this lab to extend lab 3 by allowing a user to input a message to the TX core via terminal, export the transmitted QPSK waveform using ChipScope, and use MATLAB to analyze the transmitted message. This lab assumes prior knowledge of the workings of HDL Coder as well as the Xilinx EDK environment. It is recommended that you complete the previous labs before completing this lab.

This lab is created using:

- MATLAB 2014a
- Xilinx ISE Design Suite 14.7
- Windows 7, 64-bit

#### **Procedure**

This lab is organized into a series of steps, each including general instructions and supplementary steps, allowing you to take advantage of the lab according to your experience level.

This lab consists of the following basic steps:

- Generate HDL code from MATLAB functions
- Generate an IP core using MATLAB HDL Coder
- Configure your created PCores and export the design into SDK
- Create software to run your design
- · Test and verify your results

#### **Objectives**

After completing this lab, you will be able to:

- Create an RX FIFO core to receive decoded QPSK symbols
- Send output to the MicroBlaze Processor Serial Port
- Create a software application to test your design
- Verify your results using a standard terminal and ChipScope

#### Generate HDL code

Step 1

This section will show you how to create your MATLAB function and test bench files which are required to export your design into EDK.

#### 1.1 Supplemental PCores

As in the previous receiver tutorials, this lab will make use of the MCU, ADC and DC Offset PCores designed in earlier labs. Since these cores have already been created, we can copy the core design into our EDK project without having to recreate the HDL Coder project.

#### 1.2 QPSK\_RX

The QPSK RX design in this lab uses the updated qpsk\_rx\_foc and qpsk\_rx\_toc cores created previously in Lab 7. However we will modify the qpsk\_rx\_correlator slightly to allow for input from the MicroBlaze processor as well as an output to the RX\_FIFO core to receive new byte data. There will be no additional sub functions added to the qpsk\_rx.m function, however to account for additional inputs and outputs, you should modify the design to resemble Figure 1-1 below.

```
function [store byte, byte, num bytes ready, clear fifo out, blinky] = ...
    qpsk rx(i in, q in, mcu rx ready in)
persistent finish rx latch
persistent blinky cnt
if isempty(finish rx latch)
    finish rx latch = 0; % feedback once packet is received to rest
   blinky cnt = 0;
end
% frequency offset estimation.
[s f i, s f q] = qpsk rx foc(i in, q in, finish rx latch);
% Square-root raised-cosine band-limited filtering
[s_c_i, s_c_q] = qpsk_rx_srrc(s f i, s f q);
% Time offset estimation.
[s t i, s t q] = qpsk rx toc(s c i, s c q, finish rx latch);
% Determine start of packet using front-loaded training sequence
[byte, store byte, finish rx, num bytes ready, clear fifo out] = ...
    qpsk rx correlator(s t i, s t q, mcu rx ready in);
blinky cnt = blinky cnt + 1;
if blinky cnt == 20000000
   blinky cnt = 0;
end
blinky = floor(blinky cnt/1000000);
finish rx latch = finish rx;
```

Figure 1-1: MATLAB function to analyze received signal.

- 1. Create a directory for the project under C:\QPSK\_Projects\Lab\_8.
- 2. Create a MATLAB directory within the main project directory.
- 3. Create a new **MATLAB function** with the contents of Figure 1-1.
- 4. Save this function as qpsk rx.m inside the MATLAB directory.

As you can see from Figure 1-1 above, there have been some slight modifications to the previously created qpsk\_rx\_correlator function. The extra output ports store\_byte and clear\_fifo\_out are intended to give the correlator the ability to pass payload bytes to the FIFO core. The num\_bytes\_ready is an output intended for the software running on the MicroBlaze, while the mcu\_rx\_ready\_in is an input which can be used to enable or disable the correlator. Neither of these signals is required, but can assist in debugging the core if bytes are not received properly. The new qpsk\_rx\_correlator function is shown in Appendix A. Be sure to include the qpsk\_rx\_foc, qpsk\_rx\_toc and supporting functions from the previous labs in your MATLAB directory as well.

- 5. Create a new **MATLAB function** with the contents of Figure A.
- 6. Save this function as qpsk rx correlator.minside the MATLAB directory.

#### 1.3 RX FIFO

Similar to the FIFO created for the qpsk\_tx core, there is another FIFO used in this Lab for the qpsk\_rx core. The purpose of this FIFO is to assist with the handshaking required when sending data from the HDL PCore to the SDK project. The code for this FIFO is shown in Appendix B.

- 1. Create a new **MATLAB function** with the contents of Appendix B.
- 2. **Save** this function as rx fifo.m inside the MATLAB directory.

#### 1.4 MATLAB Test Bench

Now that you have added functionality to the receiver core, we also need to modify the test bench script a bit to accommodate the new output. For this lab, the primary output is the payload bytes sent from the FIFO core rather than the qpsk\_rx core directly. In addition these bytes will be sent directory out of a UART to a terminal, which eliminates the need for MATLAB analysis of the output. Therefore, the test bench script should be modified to receive and output these received bytes and verify the message was transmitted and received correctly. Just as in the previous labs, a simulated transmit waveform is required to fully test the design. Therefore, this script will require several of the MATLAB functions used in Lab 3 to transmit the QPSK waveform. A quick list of the needed files

to create the simulated waveform is shown below. The code for the test bench script can be found in Appendix C.

#### Required files for creating Simulated QPSK waveform

- make srrc lut.m and make trig lut.m
- CreateAppend16BitCRC.m
- tx fifo.m
- qpsk tx.m
- qpsk tx byte2sym.m
- qpsk srrc.m
- mybitget.m
- TB i.m and TB q.m
- 1. Create a new **MATLAB script** with the contents of Appendix C.
- 2. Save this function as qpsk\_tb.m inside the MATLAB project directory.

Running the test bench script and observing the MATLAB console should display the message "Received message correctly ans = hello world!" if the functions were created properly.

#### 1.5 HDL Coder Project

Now that the MATLAB files have been created, we can turn them into PCores. As mentioned earlier, we will reuse the previously created DC Offset, MCU and ADC Driver PCores, thus the only cores we need to create for this lab are the qpsk\_rx and rx\_fifo PCores. Using the same steps outlined in the previous labs, create a new HDL coder project called qpsk\_rx. Add both your qpsk\_rx.m file and your qpsk\_rx\_tb.m files to the MATLAB Function and MATLAB Test Bench categories respectively.

- 1. Once inside the workflow advisor screen, click on **HDL Code Generation** on the left hand side, and be sure to set the clock to be driven at the **DUT base rate** as in the previous labs.
- 2. Right-click **Fixed-Point Conversion**, and select **Run to Selected Task**.
- 3. The qpsk\_rx.m and qpsk\_rx\_correlator.m, functions both require modifications to their variable's proposed types. Modify your HDL Coder design to match the following Fixed-Point conversions for each function.

mcu_rx_ready_in	double	0	1	Yes	numerictype(0, 1, 0)
s_i_in	double	-95.74 ⊡	96.24	No	numerictype(1, 26, 12
s_q_in	double	-96.67	95.39 \cdots	No	numerictype(1, 26, 12
■ Output					
byte_out	double	0	228	Yes	numerictype(0, 8, 0)
clear_fifo_out	double	0	1	Yes	numerictype(0, 1, 0)
en_out	double	0	1	Yes	numerictype(0, 1, 0)
num_bytes_ready_out	double	0	18	Yes	numerictype(0, 9, 0)
reset_out  Persistent	double	0	1	Yes	numerictype(0, 1, 0)
bits	1×8 double	0	1	Yes	numerictype(0, 1, 0)
byteCount	double	0	18	Yes	numerictype(0, 12, 0)
counter	double	0	8	Yes	numerictype(0, 4, 0)
detPacket	double	0	1	Yes	numerictype(0, 1, 0)
ip	double	0	130	Yes	numerictype(0, 12, 0)
mcuHasResetThisCore	double	0	1	Yes	numerictype(0, 1, 0)
numBytes	double	0	12	Yes	numerictype(0, 12, 0)
numBytesReady	double	0	18	Yes	numerictype(0, 9, 0)
ор	double	0	30	Yes	numerictype(0, 12, 0)
q	double	0	2	Yes	numerictype(0, 2, 0)
sBuf_i	1 x 65 double	-1	1	Yes	numerictype(1, 2, 0)
sBuf_q	1 x 65 double	-1	1	Yes	numerictype(1, 2, 0)
symCount	double	0	4	Yes	numerictype(0, 3, 0)
▲ Local					
BIT_TO_BYTE	8 x 1 double	1	128	Yes	numerictype(0, 8, 0)
OS_RATE	double	8	8	Yes	numerictype(0, 4, 0)
sHard_i	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_i_t	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_q	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_q_t	double	-1	1	Yes	numerictype(1, 2, 0)
sc_iWithi	double	-65	13	Yes	numerictype(1, 13, 0)
sc_iWithq	double	-12	15	Yes	numerictype(1, 13, 0)
sc_qWithi  Local	double	-15	17	Yes	numerictype(1, 13, 0)
BIT_TO_BYTE	8 x 1 double	1	128	Yes	numerictype(0, 8, 0)
OS_RATE	double	8	8	Yes	numerictype(0, 4, 0)
sHard_i	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_i_t	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_q	double	-1	1	Yes	numerictype(1, 2, 0)
sHard_q_t	double	-1	1	Yes	numerictype(1, 2, 0)
sc_iWithi	double	-65	13	Yes	numerictype(1, 13, 0)
sc_iWithq	double	-12	15	Yes	numerictype(1, 13, 0)
sc_qWithi	double	-15	17	Yes	numerictype(1, 13, 0)
sc_qWithq	double	-65	19	Yes	numerictype(1, 13, 0)
ss_i	double	-1	1	Yes	numerictype(1, 2, 0)
ss_q	double	-1	1	Yes	numerictype(1, 2, 0)
ti	65 x 1 double	-1	1	Yes	numerictype(1, 2, 0)
t_q	65 x 1 double	-1	1	Yes	numerictype(1, 2, 0)


Figure 1-2: Proposed variable types for qpsk\_rx\_correlator function

Variables	Function Re	eplacements	Type Validat	ion Output	▼			
Variable		Туре	Sim Min	Sim Max	Static Min	Static Max	Whole Number	Proposed Type
■ Input								
i_in		double	-205	205			Yes	numerictype(1, 12, 0)
mcu_n	_ready_in	double	0	1			Yes	numerictype(0, 1, 0)
q_in		double	-204	205			Yes	numerictype(1, 12, 0)
■ Output	t							
blinky		double	0	0			Yes	numerictype(0, 1, 0)
byte		double	0	228			Yes	numerictype(0, 8, 0)
clear_fi	fo_out	double	0	1			Yes	numerictype(0, 1, 0)
num_b	ytes_ready	double	0	18			Yes	numerictype(0, 9, 0)
store_b	yte	double	0	1			Yes	numerictype(0, 1, 0)
■ Persist	ent							
blinky_	cnt	double	0	2128			Yes	numerictype(0, 25, 0)
finish_r	x_latch	double	0	1			Yes	numerictype(0, 1, 0)
▲ Local								
finish_r	×	double	0	1			Yes	numerictype(0, 1, 0)
s_c_i		double	-96.68	97.49 \cdots			No	numerictype(1, 26, 12
s_c_q		double	-97.22	96.32			No	numerictype(1, 26, 12
s_f_i		double	-160.32	158.9			No	numerictype(1, 26, 12
s_f_q		double	-160.46 \cdots	157.84			No	numerictype(1, 26, 12
$s_t t_i$		double	-95.74	96.24			No	numerictype(1, 26, 12
s_t_q		double	-96.67 \cdots	95.39			No	numerictype(1, 26, 12

Figure 1-3: Proposed variable types for qpsk\_rx function

The Proposed variable types for <code>qpsk\_rx\_foc.m</code>, <code>qpsk\_rx\_toc.m</code>, and <code>qpsk\_rx\_srrc.m</code> should be set to the same types used in the previous labs. Refer to Lab 6 for help configuring these functions.

4. Once you have corrected the **Type** setting for all your variables, click **Select Code Generation Target**. Here you can select the FPGA you will use for your design. For this Lab, we will not be using any of the built-in Zynq board functionality within our MATLAB PCores. Therefore you can leave the default settings. Ensure your Workflow settings resemble figure 1-4 below



1-4: Settings for Xilinx Zed Board HDL Coder Design

- 5. Just below the synthesis tool settings, **rename your PCore** to <code>qpsk\_rx\_pcore</code> or something similar. This is optional as MATLAB will give its default name for each of your cores, as well as a default version, however it is helpful to rename your core for easier netlist configuration later in the lab.
- 6. Once the platform and synthesis tool are set, you can click **Set Target Interface** to configure the input and output ports of the design. For this Lab, follow the settings shown in Figure 1-5 below.

Port Name	Data Type	Target Platform Interfaces	Bit Range / Address / FPGA Pin
<b>▲</b> Inport			
i_in	numerictype(1, 12, 0)	External Port	
q_in	numerictype(1, 12, 0)	External Port	
mcu_rx_ready_in	numerictype(0, 1, 0)	AXI4-Lite	x"100"
■ Outport			
store_byte	numerictype(0, 1, 0)	External Port	
byte	numerictype(0, 8, 0)	External Port	
num_bytes_ready	numerictype(0, 9, 0)	AXI4-Lite	x"104"
clear_fifo_out	numerictype(0, 1, 0)	External Port	
blinky	numerictype(0, 1, 0)	External Port	

Figure 1-5: Port Interface settings for the qpsk\_rx HDL Coder project

- 7. Once the ports are set, right-click **HDL Code Generation** and select Run This Task. This will create a PCore for your design that can be used directly within Xilinx EDK. By default, the PCore is created in <Project Directory/MATLAB folder/codegen/ipcore>.
- 8. Repeat this process for the rx\_fifo function. Use the qpsk\_tb function as the projects test bench script. **Name the PCore** rx\_fifo\_pcore and verify your **Fixed-Point variable** conversions and your **Target interface port** settings using the Figures below. Also don't forget to set both projects to use the **DUT base** clock rate.




Figure 1-6: Proposed variable types for rx\_fifo function

Ports							
Port Name	Data Type	Target Platform Interfaces	Bit Range / Address / FPGA Pin				
<b>∠</b> Inport							
reset_fifo	numerictype(0, 1, 0)	External Port					
store_byte	numerictype(0, 1, 0)	External Port					
byte_in	numerictype(0, 8, 0)	External Port					
get_byte	numerictype(0, 1, 0)	AXI4-Lite	x"100"				
<b>▲</b> Outport							
dout	numerictype(0, 32, 0)	AXI4-Lite	x"104"				
bytes_available	numerictype(0, 1, 0)	AXI4-Lite	x"108"				
byte_ready	numerictype(0, 1, 0)	AXI4-Lite	x"10C"				

Figure 1-7: Settings for Xilinx Zed Board rx\_fifo HDL Coder Design

- 9. Once the PCores have been created, make a **new EDK project** using the same method used in the previous lab. Be sure that you **import** the correct system configuration file.
- 10. Once the project is created, **copy each of the PCore folders** from the MATLAB directory into the PCores folder of your **EDK Project**. Don't forget to also copy any previously created cores you may be reusing as well. Then simply select project -> **rescan user repositories** to show your newly added user PCores within your EDK project.

# **Configure Cores and Export Design**

Step 2

This section will show you how to integrate your PCores into your FPGA design using EDK. There are several components that must be configured for the design of this project. A quick list of the cores needed is given below. Refer to lab 0 sections 4.3 and 5.1 for information on how to add cores to the design.

#### 2.1 Needed IP Cores

- ADC Driver
- MCU Driver
- MCU UART
- DC Offset
- QPSK RX
- RX FIFO
- Clock Generator (one for RX and one for TX)
- Processing System
- AXI Interconnect

In addition, several of these cores will require external ports. Be sure that you have access to modifying the external port settings. Refer to Figure 2-1 Below.




Figure 2-1: EDK project ports list

#### 2.2 Configuring the ADC Driver Port

Expand the **ADC Driver** port. There are 6 individual I/O pins which need to be routed on this port.

- 1. First we will configure the rx\_iq\_sel, the rxd and the blinky pins. Each of these pins can be assigned as **External ports**.
- 2. Next are the  $rx_i$  and the  $rx_q$  output pins. Connect these pins to the  $i_i$  and  $q_i$  pins of the dc\_offset PCore.
- 3. Connect the IPCORE\_RESETN port to the processing\_system7 FCLK\_RESETO\_N port.
- 4. The IPCORE CLK pin can be skipped for now and will be connected later in section 2.5

#### 2.3 Configuring the MCU Driver Port

**Expand** the **MCU Driver** core. There are 9 individual I/O pins which need to be routed on this core.

- 1. Configuring this core is very simple as all of the pins with the exception of the IPCORE\_CLK and the IPCORE RESETN are simply assigned as external ports.
- 2. Connect the IPCORE\_RESETN port to the processing\_system7 FCLK\_RESETO\_N Port and skip the IPCORE\_CLK for now.

#### 2.4 Configuring the MCU UART

- 1. Under the Communications Low-Speed section, add the AXI UART (Lite) to your design
- 2. Name the core mcu\_uart as shown in Figure 2-1. Keep all configuration settings as default.
- 3. This core requires no other customization; just verify the RX and TX pins are set as External ports.

#### 2.5 Configuring the DC Offset

**Expand** the **DC Offset** core. There are 7 individual I/O pins which need to be routed on this core.

- 1. If the ADC driver was previously configured correctly, the i\_in and q\_in pins of the dc\_offset core should already be set.
- 2. The i\_out and q\_out pins should be connected to the qpsk\_rx i\_in and q\_in pins respectively.
- 3. Set the blinky pin as an External port.
- 4. Connect the IPCORE\_RESETN port to the processing\_system7 FCLK\_RESETO\_N Port and skip the IPCORE CLK for now.

#### 2.6 Configuring the QPSK RX

**Expand** the **QPSK RX** core. There are 8 individual I/O pins which need to be routed on this core.

- 1. If the DC Offset core was previously configured correctly, the i\_in and q\_in pins of the qpsk\_rx core should already be set.
- 2. Set the blinky pin as an External port.
- 3. The store\_byte, clear\_fifo\_out and byte pins all need to be connected to the RX FIFO core. Connect the store\_byte output of the qpsk\_rx core to the store\_byte input of the rx\_fifo. Next connect the clear\_fifo\_out port to the reset\_fifo input. Lastly, the byte output should connect to the byte\_in input.
- 4. Connect the IPCORE\_RESETN port to the processing\_system7 FCLK\_RESETO\_N Port and skip the IPCORE\_CLK for now.

#### 2.7 Configuring the RX FIFO

1. If the qpsk\_rx core was configured correctly, 3 of the 5 rx\_fifo ports should be set already. The only changes required are to connect the IPCORE\_RESETN port to the processing\_system7 FCLK\_RESETO\_N Port. Skip the IPCORE\_CLK for now.

#### 2.8 Configuring the TX Clock Generator IP Core

The TX Clock Generator is used in this project to distribute the appropriate clock signals to each of the PCores required for Chilipepper initialization, as well as any external hardware which may require a clock signal. For this project, the TX Clock Generator is sourced from the 40 MHz pll\_clk\_out on the Chilipepper radio board (as described in the Chilipepper user's guide). This signal is then distributed to 3 other devices; 1 PCore (MCU Driver) and the TX\_CLK and RX\_CLK signals. The TX and RX clock signals are used to latch data from the TXD and RXD lines to the DAC and ADC respectively on the radio board. Although no DAC is used within the design, the clock is required for proper initialization of the Chilipepper FMC. For this lab, the Clock Generator has been named tx\_clock\_generator.

- 1. **Double click** the Clock Generator PCore and **configure** the settings as follows
  - Input Clock Frequency of **40Mhz**
  - CLKOUTO Required Frequency of **20MHz**, 0 Phase, **PLLEO** group and **Buffered True**
  - CLKOUT1 Required Frequency of 40MHz, 180 Phase, PLLE0 group and Buffered True

• CLKOUT2 Required Frequency of **40Mhz**, 0 Phase, **PLLE0** group and **Buffered True** 

Now that the settings are configured you should have several clocks in your clock generator list.

- 2. **Connect** the pins according to the following.
  - CLKIN External Ports
  - CLKOUTO → mcu:: IPCORE CLK
  - CLKOUT1 → External Ports
  - CLKOUT2 External Ports
  - RST → net\_gnd
  - LOCKED → External Port

#### 2.9 Configuring the RX Clock Generator IP Core

In addition to the TX Clock Generator, another clock generator is required for this design. As mentioned in Lab 2 and the Chilipepper User's Guide, the receiver chain is to be clocked using the RX return clock on the Chilipepper board to ensure data is latched properly from the ADC. In this design, there are four cores which must be clocked using the RX return clock; therefore a new clock generator called rx\_clock\_generator is used to distribute the clock signal.

- 1. **Double click** the Clock Generator PCore and **configure** the settings as follows
  - Input Clock Frequency of 40Mhz
  - CLKOUTO Required Frequency of **40MHz**, 180 Phase, **PLLE0** group and **Buffered True**
  - CLKOUT1 Required Frequency of **20MHz**, 180 Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list.

- 2. **Connect** the pins according to the following.
  - CLKIN External Ports
  - CLKOUTO --- adc\_driver::IPCORE\_CLK
  - CLKOUT1 dc\_offset:: IPCORE\_CLK, qpsk\_rx::IPCORE\_CLK and rx\_fifo::IPCORE\_CLK
  - RST net\_gnd

LOCKED → External Port

Your Clock Generator ports should look similar to Figure 2-2 below.




Figure 2-2: Clock Generator port configurations

Be sure your External Port pins, as well as your PCores match the names shown in the figures above.

#### 2.10 Pin Assignments

Once the clock generator is configured correctly, the <code>IPCORE\_CLK</code> for the other cores should be set as well. The next step is to setup the **pin assignments** for the external ports.

- 1. Open the **Project** tab.
- 2. Double-click on the **UCF File: data\system.ucf** from this panel, to open the constraints file.
- 3. Fill in the pin out information for your design using Figure 2-3 below as a reference.

```
NET tx_clock_generator_CLKIN_pin
                                 LOC = D18 | IOSTANDARD = LVCMOS25;
NET tx_clock_generator_CLKIN_pin
                                 TNM_NET = tx_clock_generator_CLKIN;
TIMESPEC TS_tx_clock_generator_CLKIN = PERIOD tx_clock_generator_CLKIN 40.000 MHz;
NET rx_clock_generator_CLKIN_pin
                                 LOC = L18 | IOSTANDARD = LVCMOS25;
NET rx_clock_generator_CLKIN_pin
                                 TNM_NET = rx_clock_generator_CLKIN;
TIMESPEC TS_rx_clock_generator_CLKIN = PERIOD rx_clock_generator_CLKIN 40.000 MHz;
LOC = C17
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET tx_clock_generator_tx_clk_pin
                                 LOC = J18
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET tx clock generator rx clk pin
NET adc_driver_rx_iq_sel_pin
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = N19
                                 LOC =M21
NET adc_driver_rxd_pin[0]
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[1]
                                 LOC = J21
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[2]
                                 LOC = M22
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = J22
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[3]
NET adc_driver_rxd_pin[4]
                                 LOC = T16
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = P20
NET adc_driver_rxd_pin[5]
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[6]
                                 LOC = T17
                                               | IOSTANDARD = LVCMOS25;
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[7]
                                 LOC = N17
NET adc_driver_rxd_pin[8]
                                 LOC = J20
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[9]
                                 LOC = P21
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[10]
                                 LOC = N18
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = J16
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[11]
LOC = R19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_RX_pin
                                 LOC = L21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_TX_pin
                                 LOC = K20
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_mcu_reset_out_pin
NET mcu_driver_tx_en_pin
                                 LOC = D22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_tr_sw_pin
                                 LOC = D20
NET mcu_driver_rx_en_pin
                                 LOC = C22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                 LOC = E21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_pa_en_pin
NET mcu_driver_init_done_pin
                                 LOC = K19
                                               | IOSTANDARD = LVCMOS25;
NET tx_clock_generator_LOCKED_pin
                                 LOC = T22
                                               | IOSTANDARD = LVCMOS33; # "LD0"
NET rx_clock_generator_LOCKED_pin
                                 LOC = T21
                                               | IOSTANDARD = LVCMOS33; # "LD1"
NET adc_driver_blinky_pin
                                 LOC = U22
                                               | IOSTANDARD = LVCMOS33; # "LD2"
NET mcu_driver_blinky_pin
                                 LOC = U21
                                               | IOSTANDARD = LVCMOS33; # "LD3"
NET dc_offset_blinky_pin
                                 LOC = V22
                                               | IOSTANDARD =LVCMOS33; # "LD4"
                                 LOC = W22
                                               | IOSTANDARD = LVCMOS33; # "LD5"
NET qpsk_rx_blinky_pin
```

Figure 2-3: EDK project pin assignments

#### 2.11 Adding ChipScope Peripheral (optional)

Given that the output of this design will be sent directly out to a UART port, there is no need for verification using ChipScope. However, the ChipScope output may provide valuable debugging information if the design is not functioning properly. It is therefore recommended that several key steps along the receiver chain such as the dc\_offset, qpsk\_rx, and rx\_fifo be sent to ChipScope for debugging purposes.

- 1. Select Debug -> **Debug Configuration** from the top menu.
- 2. Click the **Add ChipScope Peripheral** button on the bottom left hand side of the screen.
- 3. Select To **monitor arbitrary system level signals** (middle option) from the list.
- 4. Add some of the outputs along the rx chain to the ChipScope ports. If you add too many ports, your design may not pass timing, so only add the ones which will be most useful for debugging. Additionally, you should set the clock to the same clock used for the core, which for this design is rx\_clock\_generator\_clockout\_1.
- 5. Click ok to finish configuration of your ChipScope peripheral. Your new port list should look similar to Figure 2-4 below. Be sure your Clock and qpsk\_rx ports have the ChipScope peripherals in the correct locations.




Figure 2-4: Ports list after adding ChipScope peripheral to monitor qpsk\_rx signals

Once completed, you're ready to generate your bitstream file! Select the Export Design button from the navigator window on the left. Click the Export and Launch SDK button. This process may take awhile.

# **Create software project**

Step 3

Once the design is compiled and exported, you'll be greeted with a screen asking you where you would like to store your software project. It is very helpful to create the SDK folder in the same directory as your MATLAB and EDK folders. Doing this will keep all relevant files in the same location.

#### 3.1 Creating a new C Project

This section will show you how to create a C program to test your QPSK RX project.

- 1. Select **File** → **New** → **Application Project**.
- 2. Name the project "qpsk\_rx" or something similar and leave the other settings at their defaults. Click next.
- 3. On the next screen, be sure to select **Hello World** from the list of Available Templates.
- 4. Click **Finish**. You should now see your qpsk\_rx project folder, as well as a **board support package** (bsp) folder.
- 5. If you navigate into the qpsk\_rx project folder, and into the src folder, you should see a helloworld.c file. Feel free to rename this file to main.c or something more appropriate.
- 6. **Double click** the file to open it and **replace** all of its contents with the code in Appendix D.
- 7. **Download** the **Chilipepper.c** and **Chilipepper.h** files from the GitHub repository<sup>1</sup> if you don't already have them. Copy them into the source directory with your main.c file.
- 8. Open the Chilipepper.c file and modify it for this lab. The PCores that should be defined at the top of the file are MCU\_DRIVER, DC\_OFFSET, RX\_PCORE, RX\_FIFO and MCU\_UART.

Note

You may be required to add the Math Library to the project to define the pow function used in the Chilipepper.c Library file. If so, follow the optional step 9 listed below.


9. (Optional) Click on **Project** → **Properties.** Open the **C/C++ Build** arrow and click the settings option. Under **ARM gcc linker**, click the Libraries folder. Click the button, type the letter **m** into the prompt and select ok. **Apply** and hit ok.

<sup>&</sup>lt;sup>1</sup> Can be found at <a href="https://github.com/Toyon/Chilipepper/tree/QPSK">https://github.com/Toyon/Chilipepper/tree/QPSK</a> pcore/ChilipepperSupport/Library%20Files

#### 3.2 Programming the Board

Once your program is written and compiled you are ready to test the design! This is done by programming the FPGA with your hardware descriptions defined in the bit file generated in EDK, and running your software on top of this design.

- 1. Connect the Chilipepper to the FPGA board and verify all cables are connected properly and the jumper settings are correct. Verify this by using the *Chilipepper Getting Started Guide*<sup>2</sup> as a reference. Also See Lab 0 for details on Jumper Configuration.
- 2. Once the FPGA and radio board are connected correctly, turn on the board.
- 3. Open iMPACT in the ISE Design tools.
- 4. Select no if Impact asks you to load the last saved project.
- 5. Select yes to allow iMPACT to automatically create a new project for you. If you receive any connection errors, verify your USB or JTAG programmer cables are connected properly.
- 6. Select the Automatic option for the JTAG boundary scan setting and click ok.
- 7. Hit yes to assign configuration files. Bypass the first file selection, but for the second selection, browse to the location of your system.bit file. It should be inside the "Implementation" folder of your EDK project folder.
- 8. Select ok on the next screen verifying that the board displayed is your Zynq xc7z020 board. It should look similar to Figure 3-1 below.



3-1: configuration for Zed Board System.bit file

9. Right click on the xc7z020 board icon (should be on the right), select program and hit ok.

<sup>2</sup> Can be found at https://github.com/Toyon/Chilipepper/tree/master/QPSK Radio/DemoFilesAndDocumentation

Page 22

Note

If you are running lab 3 from a second PC, you will need to repeat this process for the second board using the Lab 3 system.bit file. Alternatively, you can run Lab 3 directly from the SD card by loading a standard SD card with the Boot.bin file for lab 3, which can be found on the GitHub repo.




Figure 3-2: iMPACT configuration screen

#### To load Lab 3 via SD card:

- 1. Place the file on the SD card, and place the card inside the SD slot of the FPGA.
- 2. Configure the jumpers on the FPGA as shown in Figure 3-3.
- 3. Turn on the board, and the program should load after about 30 seconds. Check for the blue light, indicated the load was successful.




Figure 3-3: Jumper configuration needed to load a project via SD card

#### 3.3 Debugging with SDK

If the hardware design is correct, you should see a blue light on the ZED Board indicating the program was successful. You can now return to the SDK project screen to test your software.

- 1. Test it by right clicking the  $qpsk_rx$  project folder and selecting **Debug As**  $\rightarrow$  **Launch on Hardware (GDB)**.
- 2. You should now be taken to a screen which shows the <code>init\_platform()</code> function as highlighted. You can now start the software program by clicking the **play** button in the top menu.

If the software initialization worked, you should see a green light on the Chilipepper, as well as the Blinking LEDs on the FPGA from the PCore blinky pins.

# **Testing and Design Verification**

Step 4

#### 4.1 Verification with Terminal

Once you have both labs running successfully, the next step is to verify functionality by connecting the FPGA which is running your Lab 8 design to a terminal to view the received QPSK packet.

1. Connect your FPGA to the PC using a micro USB cable. The cable should be plugged into the UART port on the FPGA, shown in Figure 4-1 below.




Figure 4-3: Circled in this figure is the UART port of the Xilinx Zed Board FPGA.

2. With the board powered on, open up a hyper terminal window such as Tera Term, and configure it with the following settings

#### Baud: 115200; Data: 8 bit; No Parity; 1 Stop bit; No Flow Control.

Notice that the baud rate used is configured in the SetupPeripherals function in our main.c function created earlier. The other settings are all defaults for the XUartPs port.

3. Once the terminal is configured, you should be able to view your hello world packets by clicking the button on the Lab 3 Demo. In addition, if you flip the switch for continuous packet transmission, you should see several hello world packets on your terminal output as shown in Figure 4-2 below.

File Edit Setup Control Window Help


dihello worldihello worldihel Setup Control Window Help

Figure 4-2: Output of QPSK RX received signal to Terminal

#### 4.2 Debugging with ChipScope Pro

There are several methods available for verifying the MATLAB functions. For verification of the qpsk rx correlator design, ChipScope is recommended as it provides the most useful view of the signal correlation magnitude and an output of the resulting bytes.

- 1. To verify the qpsk\_rx signals, you will need to open **ChipScope Pro Analyzer**. Be sure that the ITAG cable is connected to the FPGA board properly.
- 2. Once the program opens, click the (open cable) button to open your JTAG connection to the board. If your jumpers are configured correctly, you should see the following devices on the cable.



**Note** 

If you receive an error from ChipScope stating that you either cannot detect or cannot open the cable, try using the optional Step 3 to configure your cable setup correctly.

- 3. **(Optional)**Click JTAG Chain in the top menu selection. Select the option for **Open Plug-in**... You will be greeted with a Plug-in Parameters screen. Enter the following in the box, and hit ok. "xilinx\_tcf URL=tcp::3121". Then click the open cable button and proceed as usual.
- 4. Select ok to get to the Analyzer main screen. Open the **file menu** and select **Import**.
- 5. Click **Select New File**, and browse to the location of your ChipScope **CDC file**, which is located in the <EDK/implementation/chipscope\_ila\_0\_wrapper> folder of your project directory. This file was created for you when you generated your bit file in EDK, assuming you added the ChipScope peripheral appropriately. It tells the ChipScope program how to interpret the data it is receiving from the JTAG port.
- 6. On the Bus Plot screen, you can view any output signals that you connected to your ChipScope peripheral previously. Right click on a signal to change its features such as bus radix, name or color.
- 7. Click the **play button** in the top menu bar to display the signal. Additionally you can set up triggering options for periodic or continuous playback of the received signal.

## Appendix A MATLAB RX Correlator

MATLAB function qpsk rx correlator.m

```
% QPSK demonstration packet-based transceiver for Chilipepper
% Toyon Research Corp.
% http://www.toyon.com/chilipepper.php
% Created 10/17/2012
% embedded@toyon.com
% There are two major goals with this core. The first is to find the peak
% of the training sequence and then to subsequently pull out and pack the
% bits. The number of bytes transmitted is in the packet so we extract this
% to determine how many bytes to pull out.
% The second goal is to send these bytes off to the Microblaze processor.
%#codegen
function [byte out, reset out, s out, o out] = ...
   qpsk rx correlator(s i in, s q in)
persistent counter
persistent sBuf i sBuf q
persistent oLatch sLatch
persistent q detPacket
persistent ip op
persistent bits symCount byteCount numBytes
persistent persis byte
t i = TB i;
t q = TB q;
OS RATE = 8;
BIT TO BYTE = [1 2 4 8 16 32 64 128]';
if isempty(counter)
   counter = 0;
   sBuf i = zeros(1,65);
   sBuf q = zeros(1,65);
   sLatch = 0;
   oLatch = 0;
   q = 0;
   detPacket = 0;
   ip = 0; op = 0;
   bits = zeros(1,8);
   symCount = 0;
   byteCount = 0;
   numBytes = 1000;
   persis byte = 0;
```

```
reset out = 0;
% found a packet, now we're ready to write the data
% out
if counter == 0 && detPacket == 1
   if s i in < 0
       sHard i t = -1;
    else
       sHard i t = 1;
    end
    if s q in < 0
       sHard_q_t = -1;
    else
       sHard q t = 1;
    end
    sHard i = 0; sHard q = 0;
    switch q
        case 0
            sHard i = sHard i t;
           sHard q = sHard q t;
        case 1
            sHard i = sHard q t;
            sHard q = -sHard i t;
            sHard_i = -sHard_i_t;
            sHard q = -sHard q t;
            sHard i = -sHard q t;
            sHard q = sHard_i_t;
    end
    sLatch = sHard i;
    oLatch = 1;
   bits(symCount*2+1) = (sHard i+1)/2;
    bits(symCount*2+2) = (sHard q+1)/2;
    symCount = symCount + 1;
    if symCount >= 4
       byteCount = byteCount + 1;
       symCount = 0;
        persis byte = bits*BIT TO BYTE;
       % first byte is number of bytes in payload
        if byteCount == 1
            numBytes = persis byte;
        % if we exceed the packet ID
        if byteCount > 3
            % exit if we've written all the bytes or above reasonable
            if byteCount == numBytes+6 || byteCount > 256
                detPacket = 0;
                counter = 1;
                reset out = 1;
            end
        end
    end
end
```

```
% let's see if we can find a packet. only do so if MCU is ok to rcv packet
if counter == 0 && detPacket == 0
   sLatch = 0;
   if s_i_in < 0</pre>
       ss_i = -1;
   else
       ssi = 1;
   end
   if s q in < 0
      ss q = -1;
       ssq=1;
   end
   sBuf_i = [sBuf_i(2:end) ss_i];
    sBuf_q = [sBuf_q(2:end) ss_q];
    sc iWithi = sBuf i*t i;
    sc iWithq = sBuf i*t q;
    sc qWithi = sBuf q*t i;
    sc qWithq = sBuf q*t q;
   ip = abs(sc iWithi) + abs(sc qWithq);
    op = abs(sc iWithq)+abs(sc qWithi);
    % we found a packet. While we have frequency offset lock we don't
    % know the phase offset. Here we use the inphase and quadrature
    % phasing to determine how to rotate around the circle
    if ip > 100 % 0 or 180 angle
       if sc iWithi > 10 && sc qWithq > 10
           q = 0; % 0 degrees
        else
           q = 2; % 180 degrees;
       end
       detPacket = 1;
   end
    if op > 100
       if sc iWithq > 10 && sc qWithi < 10
           q = 3; % 90 degrees
            q = 1; % 270 degrees;
        end
       detPacket = 1;
   end
   oLatch = ip+op;
   symCount = 0;
   byteCount = 0;
   numBytes = 1000;
end
```

## Appendix B MATLAB RX FIFO

MATLAB function rx fifo.m

```
function [dout, bytes_available, byte_ready] = ...
  rx fifo(reset fifo, store byte, byte in, get byte)
% First In First Out (FIFO) structure.
% This FIFO stores integers.
% The FIFO is actually a circular buffer.
persistent head tail fifo byte out handshake
if (reset fifo || isempty(head))
   head = 1;
   tail = 2;
   byte out = 0;
   handshake = 0;
if isempty(fifo)
   fifo = zeros(1,1024);
end
% handshaking logic
if (handshake == 1 && get byte == 0) % reset for next request
   byte ready = 0;
   handshake = 0;
byte ready = 1;
else
   byte ready = 0; % no requests, no byte ready
end
full = 0;
empty = 0;
if ((tail == 1 && head == 1024) || ((head + 1) == tail))
end
if ((head == 1 \&\& tail == 1024) || ((tail + 1) == head))
   full = 1;
if (get byte && handshake == 0 && ~empty)
   head = head + 1;
   if head == 1025
      head = 1;
   end
   byte ready = 1;
  handshake = 1;
   byte out = fifo(head);
end
```

```
if (store_byte && ~full)
    fifo(tail) = byte_in;
    tail = tail + 1;
    if tail == 1025
        tail = 1;
    end
end

% Section for calculating num bytes in FIFO
if (head < tail)
    bytes_available = (tail - head) - 1;
else
    bytes_available = (1024 - head) + tail - 1;
end

dout = byte_out;
end</pre>
```

# Appendix C MATLAB QPSK RX Test Bench Script

MATLAB script qpsk tb.m

```
% Model/simulation parameters
OS RATE = 8;
SNR = 100;
fc = 10e3/20e6; % sample rate is 20 MHz, top is 10 kHz offset
sim = 1;
% Initialize LUTs
make srrc lut;
make triq lut;
2888\overline{9}
% Emulate microprocessor packet creation
% data payload creation
messageASCII = 'hello world!';
message = double(unicode2native(messageASCII));
% add on length of message to the front with four bytes
msqLength = length(message);
messageWithNumBytes =[ ...
  mod(msgLength, 2^8) ...
  mod(floor(msgLength/2^8),2^8) ...
  mod(floor(msqLength/2^16),2^8) ...
  1 ... % message ID
  message];
% add two bytes at the end, which is a CRC
messageWithCRC = CreateAppend16BitCRC(messageWithNumBytes);
ml = length(messageWithCRC);
% FPGA radio transmit core
data in = 0;
empty in = 1;
tx en in = 0;
store byte = 0;
numBytesFromFifo = 0;
num samp = m1*8*2*2*3;
x = zeros(1, num samp);
CORE LATENCY = \overline{4};
data buf = zeros(1,CORE LATENCY);
store byte buf = zeros(1,CORE LATENCY);
```

```
clear buf = zeros(1,CORE LATENCY);
tx en buf = zeros(1,CORE LATENCY);
re byte out(1) = 0;
reset fifo = 0;
byte request = 0;
for i1 = 1:num samp
    % first thing the processor does is clear the internal tx fifo
    if i1 == 1
       clear fifo in = 1;
    else
        clear fifo in = 0;
    end
    data buf = [data buf(2:end) data in];
    store byte buf = [store byte buf(2:end) store byte];
    clear buf = [clear buf(2:end) clear fifo in];
    tx en buf = [tx en buf(2:end) tx en in];
    [new data in, empty in, byte_recieved, full, percent_full] = ...
    tx fifo(byte request, store byte buf(1), data buf(1), reset fifo);
    [i out, q out, tx done out, request byte, clear fifo in done] = ...
        qpsk tx(new data in,empty in,clear buf(1),tx en buf(1));
    x \text{ out} = \text{complex}(i \text{ out, q out})/2^11;
    x(i1) = x out;
    byte request = request byte;
    %%% Emulate write to FIFO interface
    if mod(i1,8) == 1 && numBytesFromFifo < length(messageWithCRC)</pre>
        data in = messageWithCRC(numBytesFromFifo+1);
        numBytesFromFifo = numBytesFromFifo + 1;
    end
    %%% Software lags a but on the handshaking signals %%%
    if (0 < mod(i1, 8) \&\& mod(i1, 8) < 5) \&\& tx en in == 0
        store byte = 1;
    else
        store byte = 0;
    end
    % processor loaded all bytes into FIFO so begin transmitting
    if (numBytesFromFifo == length(messageWithCRC) && mod(i1,8) > 5)
        empty in = 1;
        tx en in = 1;
    end
end
if ~sim % load data that was transmitted and captured from chipscope
        fid = fopen('tx.prn');
        M = textscan(fid, '%d %d %d %d %d %d %d %d %d', 'Headerlines', 1);
        fclose(fid);
        iFile = double(M{3})'/2^11;
        qFile = double(M{4})'/2^11;
    else
        M = load('dac.prn');
        if M(1,end-1) == 0
            iFile = M(1:2:end,end)'/2^11;
            qFile = M(2:2:end,end)'/2^11;
```

```
else
        qFile = M(1:2:end,end)'/2^11;
        iFile = M(2:2:end,end)'/2^11;
     end
  end
  x = complex(iFile,qFile);
end
% Emulate channel
% pad on either side with zeros
p = complex(zeros(1,100), zeros(1,100));
xp = [p x p]; % pad
% Apply frequency offset and receive/over-the-air AWGN
y = xp.*exp(1i*2*pi*fc*(0:length(xp)-1));
rC = y/max(abs(y))*.1*2^1; % this controls receive gain
%r = awgn(rC,SNR,0,1);
r = rC;
if ∼sim
  fid = fopen('rx.prn');
  M = textscan(fid,'%d %d %d %d','Headerlines',1);
  fclose(fid);
  is = double(M{3});
  qs = double(M{4});
  r = complex(is,qs);
  figure(3)
  subplot(2,1,1);
  plot(is);
  subplot(2,1,2);
  plot(qs)
end
% Main receiver core
r out = zeros(1,length(r));
bytes = zeros(1,ml); byte count = 0; next byte = 0; percent full = 0;
for i1 = 1:length(r)+200
  if i1 == 1
     mcu rdy = 0;
  else
     mcu rdy = 1;
  end
  if i1 > length(r)
     r in = 0;
  else
     r_{in} = r(i1);
  i in = round(real(r in));
  q_{in} = round(imag(r in));
  r out(i1) = real(complex(i in,q in));
```

```
[dc i out, dc q out, rssi out, rssi en out, dir out, dir en out] = ...
       dc offset correction(i in, q in, mod(i1,2), 500, 1500, +(i1>3000));
    [store byte, byte, num bytes ready, clear fifo out] =...
       qpsk rx(dc i out, dc q out, mcu rdy);
    % To FIFO
    [rx fifo byte out(i1), bytes available(i1), byte ready(i1)] = ...
       rx fifo(clear fifo out, store byte, byte, next byte);
   if (i1>1)
       if (byte ready(i1) == 1 && byte ready(i1-1) == 0)
           byte count = byte count + 1;
           bytes(byte count) = rx fifo byte out(i1);
           next byte=0;
       else
           next byte=1;
       end
   end
end
numRecBytes = bytes(1)+bytes(2)+bytes(3);
msgBytes = bytes((1+4):(numRecBytes+4));
if sum(msqBytes-message) == 0
   disp('Received message correctly');
else
   disp('Received message incorrectly');
end
native2unicode(bytes);
native2unicode(msqBytes)
if ~sim
   bs = double(M\{end-1\});
   es = double(M{end});
   recBytes = bs(es==1);
   native2unicode(recBytes')
```

## Appendix D main.c

SDK function main.c

```
#include <stdio.h>
#include "platform.h"
#include "chilipepper.h"
#include "xuartps.h"
XUartPs uartPs;
XUartPs_Config *pUartPsConfig;
int SetupPeripherals( void );
int main()
    int sentCount;
    int numBytes;
    unsigned char id;
    unsigned char curValue;
    unsigned char rxBuf[256];
    init platform();
    if(SetupPeripherals() != XST_SUCCESS)
      return -1;
    if ( Chilipepper_Initialize() != 0 )
      return -1;
    Chilipepper_SetPA( 0 );
    Chilipepper_SetTxRxSw( 1 ); // 0- transmit, 1-receive
    Chilipepper_SetDCOC( 1 ); // enable dc offset correction
    while (1)
      Chilipepper_ControlAgc(); //update the Chilipepper AGC
             // main priority is to parse OTA packets
             numBytes = Chilipepper_ReadPacket( rxBuf, &id );
             // We get a packet, write it to UART.
             if (numBytes > 0)
             {
                    sentCount = 0;
                    while (sentCount < numBytes)</pre>
                          curValue = rxBuf[sentCount+4];
                          sentCount += XUartPs Send(&uartPs, &curValue, 1);
                    }
             }
    cleanup_platform();
    return 0;
```

```
int SetupPeripherals( void )
{
    int status;

    //Setup UART for serial port communication
    pUartPsConfig = XUartPs_LookupConfig(XPAR_PS7_UART_1_DEVICE_ID);
    if (NULL == pUartPsConfig) {
        return XST_FAILURE;
    }
    status = XUartPs_CfgInitialize(&uartPs, pUartPsConfig, pUartPsConfig-
>BaseAddress);
    if (status != XST_SUCCESS) {
        return XST_FAILURE;
    }
    XUartPs_SetBaudRate(&uartPs, 115200);
    return XST_SUCCESS;
}
```