Toyon Research Corporation

Lab 6: Timing Offset Estimation

Chilipepper Tutorial Projects

Table of Contents

Introdu	ction	3			
Procedure					
Object	tives	3			
Genera	te HDL code	4			
1.1	Supplemental PCores	4			
1.2	QPSK_RX	4			
1.3	MATLAB Test Bench	6			
1.4	HDL Coder Project	7			
Configure Cores and Export Design					
2.1	Needed IP Cores	12			
2.2	Configuring the ADC Driver Port	13			
2.3	Configuring the MCU Driver Port	13			
2.4	Configuring the MCU UART	13			
2.5	Configuring the DC Offset	13			
2.6	Configuring the QPSK RX	14			
2.7	Configuring the TX Clock Generator IP Core	14			
2.8	Configuring the RX Clock Generator IP Core	15			
2.9	Pin Assignments	16			
2.10	Adding ChipScope Peripheral	18			
Create	20				
3.1	Creating a new C Project	20			
3.2	Programming the Board	21			
3.3	Debugging with SDK	23			
Testing and Design Verification					
4.1	Verification with ChipScope Pro	24			
Appendix A MATLAB Timing Offset					
Appendix B MATLAB QPSK RX Test Bench Script					

Lab 6: Timing Offset Estimation

Introduction

This lab will show you how to extend the receiver design in the previous lab to allow for corrected timing offset during sampling of the transmitted QPSK waveform. The Analog to Digital Conversion (ADC) used to receive the signal will take place on the Chilipepper board. The FMC initialization and microcontroller (MCU) signal control will be handled in software using the Xilinx Software Development Kit (SDK). Finally, verification of the received signal will be done using ChipScope and MATLAB. In future labs, we will continue to increase this verification using MATLAB. This lab assumes prior knowledge of the workings of HDL Coder as well as the Xilinx EDK environment. It is recommended that you complete the previous labs before completing this lab.

This lab is created using:

- MATLAB 2014a
- Xilinx ISE Design Suite 14.7
- Windows 7, 64-bit

Procedure

This lab is organized into a series of steps, each including general instructions and supplementary steps, allowing you to take advantage of the lab according to your experience level.

This lab consists of the following basic steps:

- Generate HDL code from MATLAB functions
- Generate an IP core using MATLAB HDL Coder
- Configure your created PCores and export the design into SDK
- Create software to run your design
- Test and verify your results

Objectives

After completing this lab, you will be able to:

- Implement Timing Estimation for a received QPSK Waveform
- Receive a QPSK Waveform using the Chilipepper FMC
- Create a software application to test your design
- Verify your results in ChipScope and analyze them using MATLAB

Generate HDL code

Step 1

This section will show you how to create your MATLAB function and test bench files which are required to export your design into EDK.

1.1 Supplemental PCores

For this design we require an MCU driver to handle the control signals to and from the Chilipepper, and an ADC Driver to deinterleave our signal before processing it. Since these PCores have already been created in the previous labs, we can simply use the same PCores for this lab as well. Refer to Lab 1 for information on how to create this PCore if needed. Additionally the DC Offset core designed in Lab 4 will be used in this lab as well. Just like the ADC and MCU Driver, we can copy the core design into our EDK project without having to recreate the HDL Coder project.

1.2 QPSK RX

The QPSK RX design in this lab requires three steps along the receive path; frequency offset correction which was implemented in Lab 5, sample filtering, and timing offset estimation. The timing offset estimation is required to properly sample the received signal after receiving a carrier lock. This is possible due to the oversampling inherent in the receiver design, which provides a window of possible values to sample. Just as in the previous receiver lab, we will split each individual function into its own MATLAB function. Each of these functions will then be called sequentially by a central function, called qpsk_rx.m. The contents of the qpsk_rx function are shown in Figure 1 below.

```
%#codegen
function [s_t_i, s_t_q, blinky, tauh] = qpsk_rx(i_in, q_in)
persistent blinky_cnt

if isempty(blinky_cnt)
    blinky_cnt = 0;
end

% frequency offset estimation.
[s_f_i, s_f_q] = qpsk_rx_foc(i_in, q_in);

% Square-root raised-cosine band-limited filtering
[s_c_i, s_c_q] = qpsk_rx_srrc(s_f_i, s_f_q);

% Time offset estimation.
[s_t_i, s_t_q, tauh] = qpsk_rx_toc(s_c_i, s_c_q);

blinky_cnt = blinky_cnt + 1;
if blinky_cnt = 20000000
    blinky_cnt = 0;
end
blinky = floor(blinky cnt/10000000);
```

Figure 1-1: MATLAB function to analyze received signal.

- 1. Create a directory for the project under C:\QPSK_Projects\Lab_6.
- 2. Create a MATLAB directory within the main project directory.
- 3. Create a new **MATLAB function** with the contents of Figure 1-1.
- 4. Save this function as qpsk rx.m inside the MATLAB directory.

The function which performs the frequency offset estimates can be reused from the previous lab. The function which performs the square root raised cosine filtering is shown in Figure 1-2 below. This filter, often called a 'pulse shaping filter', is ultimately used to reduce inter-symbol interference.

```
function [d_i_out, d_q_out] = qpsk_rx_srrc(d_i_in, d_q_in)

persistent buf_i buf_q

OS_RATE = 8;
f = SRRC;

if isempty(buf_i)
    buf_i = zeros(1,OS_RATE*2+1);
    buf_q = zeros(1,OS_RATE*2+1);
end

buf_i = [buf_i(2:end) d_i_in];
buf_q = [buf_q(2:end) d_q_in];

d_i_out = buf_i*f;
d q out = buf q*f;
```

Figure 1-2: The square root raised cosine filter used to pulse shape the received signal and reduce inter-symbol interference.

- 5. Create a new **MATLAB function** with the contents of Figure 1-2.
- 6. Save this function as qpsk rx srrc.m inside the MATLAB directory.

The function which performs the timing offset estimates is called qpsk_rx_toc.m. The code required to create the function can be found in Appendix A.

- 7. Create a new **MATLAB function** with the contents of Appendix A.
- 8. Save this function as qpsk rx toc.minside the MATLAB directory.

1.3 MATLAB Test Bench

Now that you have added functionality to the receiver core, we also need to modify the test bench script a bit to accommodate the new output. For this lab, we will observe the scatter plot of the signal post filtering and timing offset, just as we did for the previous lab for frequency offset estimation. Therefore the only code change required is to change the variable names of the output from qpsk_rx. Performing the analysis requires a simulated transmit waveform to fully test the design. Therefore, this script will require several of the MATLAB functions used in Lab 3 to transmit the QPSK waveform. A quick list of the needed files to create the simulated waveform is shown below. The code for the test bench script can be found in Appendix B.

Required files for creating Simulated QPSK waveform

- make srrc lut.m and make trig lut.m
- CreateAppend16BitCRC.m
- tx fifo.m
- qpsk tx.m
- qpsk tx byte2sym.m
- qpsk srrc.m
- mybitget.m
- TB_i.m and TB_q.m
- 1. Create a new **MATLAB script** with the contents of Appendix B.
- 2. Save this function as qpsk_tb.m inside the MATLAB project directory

Unlink the frequency offset of the previous lab, for Timing offset correction, we expect to see a constant timing offset value during the reception of the qpsk waveform. This offset should take on a value between 0 and the oversampling rate of 8. Additionally once the phase lock is established, the scatter plot of the remaining samples should begin to match the expected constellation. For a QPSK waveform, the constellation should have four symbol points, one in each quadrant of the plot. The results of running the testbench script are shown in Figure 1-3 below.




Figure 1-2: Output of QPSK Timing offset simulation in MATLAB test bench script

1.4 HDL Coder Project

Now that the MATLAB files have been created, we can turn them into PCores. As mentioned earlier, we will reuse the previously created DC Offset, MCU and ADC Driver PCores, thus the only core we need to create for this lab is the qpsk_rx PCore. Using the same steps outlined in the previous labs, create a new HDL coder project called qpsk_rx. Add both your qpsk_rx.m file and your qpsk_rx tb.m files to the MATLAB Function and MATLAB Test Bench categories respectively.

- 1. Once inside the workflow advisor screen, click on **HDL Code Generation** on the left hand side, and be sure to set the clock to be driven at the **DUT base rate** as in the previous labs.
- 2. Right-click **Fixed-Point Conversion**, and select **Run to Selected Task**.
- 3. The qpsk_rx.m, qpsk_rx_srrc.m, and the qpsk_rx_toc.m functions all require modifications to their variable's proposed types. Modify your HDL Coder design to match the following Fixed-Point conversions for each function.

Variables	Function Replacements			Type Validation Output 🔻						
Variable		ype	Sim N	/lin	Sim Max	Statio	Min	Static Max	Whole Number	Proposed Type
■ Input										
i_in		ouble		-205	2	05			Yes	numerictype(1, 12, 0)
q_in		ouble		-204	2	05			Yes	numerictype(1, 12, 0)
⊿ Output										
blinky	d	ouble		0		0			Yes	numerictype(0, 1, 0)
s_t_i	de	ouble	-95	.74 \cdots	96.24				No	numerictype(1, 26, 12)
s_t_q	de	ouble	-96	.67 \cdots	95.39				No	numerictype(1, 26, 12)
tauh		ouble	0	.08 \cdots	6.87				No	numerictype(0, 20, 12)
▲ Persiste	ent									
blinky_	cnt d	ouble		0	21	28			Yes	numerictype(0, 25, 0)
▲ Local										
s_c_i	d	ouble	-96	.68 \cdots	97.49				No	numerictype(1, 26, 12)
s_c_q	d	ouble	-97	.22 \cdots	96.32				No	numerictype(1, 26, 12)
s_f_i	d	ouble	-160	.32 \cdots	158.9				No	numerictype(1, 26, 12)
s_f_q	de	ouble	-160	.46 \cdots	157.84				No	numerictype(1, 26, 12)

Figure 1-4: Proposed variable types for qpsk_rx function




Figure 1-5: Proposed variable types for qpsk_rx_srrc function





Figure 1-6: Proposed variable types for qpsk_rx_toc function

The Proposed variable types for qpsk_rx_foc.m should be set to the same types used in the previous lab. Refer to Lab 5 Figure 1-4 for help configuring this function.

4. Once you have corrected the **Type** setting for all your variables, click **Select Code Generation Target**. Here you can select the FPGA you will use for your design. For this Lab, we will not be using any of the built-in Zynq board functionality within our MATLAB PCores. Therefore you can leave the default settings. Ensure your Workflow settings resemble figure 1-7 below



1-7: Settings for Xilinx Zed Board HDL Coder Design

- 5. Just below the synthesis tool settings, **rename your PCore** to <code>qpsk_rx_pcore</code> or something similar. This is optional as MATLAB will give its default name for each of your cores, as well as a default version, however it is helpful to rename your core for easier netlist configuration later in the lab.
- 6. Once the platform and synthesis tool are set, you can click **Set Target Interface** to configure the input and output ports of the design. For this Lab, follow the settings shown in Figure 1-8 below.




Figure 1-8: Port Interface settings for the dc offset correction HDL Coder project

- 7. Once the ports are set, right-click **HDL Code Generation** and select Run This Task. This will create a PCore for your design that can be used directly within Xilinx EDK. By default, the PCore is created in <Project Directory/MATLAB folder/codegen/ipcore>.
- 8. Once the PCore has been created, make a **new EDK project** using the same method used in the previous lab. Be sure that you **import** the correct system configuration file.
- 9. Once the project is created, **copy each of the PCore folders** from the MATLAB directory into the PCores folder of your **EDK Project**. Don't forget to also copy any previously created cores you may be reusing as well. Then simply select project -> **rescan user repositories** to show your newly added user PCores within your EDK project.

Page 11 -

Configure Cores and Export Design

Step 2

This section will show you how to integrate your PCores into your FPGA design using EDK. There are several components that must be configured for the design of this project. A quick list of the cores needed is given below. Refer to lab 0 sections 4.3 and 5.1 for information on how to add cores to the design.

2.1 Needed IP Cores

- ADC Driver
- MCU Driver
- MCU UART
- DC Offset
- QPSK RX
- Clock Generator (one for RX and one for TX)
- Processing System
- AXI Interconnect

In addition, several of these cores will require external ports. Be sure that you have access to modifying the external port settings. Refer to Figure 2-1 Below.




Figure 2-1: EDK project ports list

2.2 Configuring the ADC Driver Port

Expand the **ADC Driver** port. There are 6 individual I/O pins which need to be routed on this port.

- 1. First we will configure the rx_iq_sel, the rxd and the bliky pins. Each of these pins can be assigned as **External ports**.
- 2. Next are the rx_i and the rq_q output pins. Connect these pins to the i_i and q_i pins of the dc_offset PCore.
- 3. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N port.
- 4. The IPCORE CLK pin can be skipped for now and will be connected later in section 2.5

2.3 Configuring the MCU Driver Port

Expand the **MCU Driver** core. There are 9 individual I/O pins which need to be routed on this core.

- 1. Configuring this core is very simple as all of the pins with the exception of the IPCORE_CLK and the IPCORE RESETN are simply assigned as external ports.
- 2. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N Port and skip the IPCORE_CLK for now.

2.4 Configuring the MCU UART

- 1. Under the Communications Low-Speed section, add the AXI UART (Lite) to your design
- 2. Name the core mcu_uart as shown in Figure 2-1. Keep all configuration settings as default.
- 3. This core requires no other customization; just verify the RX and TX pins are set as External ports.

2.5 Configuring the DC Offset

Expand the **DC Offset** core. There are 7 individual I/O pins which need to be routed on this core.

- 1. If the ADC driver was previously configured correctly, the i_in and q_in pins of the dc_offset core should already be set.
- 2. The i_out and q_out pins should be connected to the qpsk_rx i_in and q_in pins respectively.
- 3. Set the blinky pin as an External port.
- 4. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N Port and skip the IPCORE CLK for now.

2.6 Configuring the QPSK RX

Expand the **QPSK RX** core. There are 8 individual I/O pins which need to be routed on this core.

- 1. If the DC Offset core was previously configured correctly, the i_in and q_in pins of the qpsk_rx core should already be set.
- 2. Set the blinky pin as an External port.
- 3. The s_t_i, s_t_q and tauh pins should be left unconnected for now and will eventually be connected to ChipScope for further analysis.
- 4. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESET0_N Port and skip the IPCORE_CLK for now.

2.7 Configuring the TX Clock Generator IP Core

The TX Clock Generator is used in this project to distribute the appropriate clock signals to each of the PCores required for Chilipepper initialization, as well as any external hardware which may require a clock signal. For this project, the TX Clock Generator is sourced from the 40 MHz pll_clk_out on the Chilipepper radio board (as described in the **Chilipepper user's guide**). This signal is then distributed to 3 other devices; 1 PCore (MCU Driver) and the TX_CLK and RX_CLK signals. The TX and RX clock signals are used to latch data from the TXD and RXD lines to the DAC and ADC respectively on the radio board. Although no DAC is used within the design, the clock is required for proper initialization of the Chilipepper FMC. For this lab, the Clock Generator has been named tx_clock_generator.

- 1. **Double click** the Clock Generator PCore and **configure** the settings as follows
 - Input Clock Frequency of **40Mhz**
 - CLKOUTO Required Frequency of **20MHz**, 0 Phase, **PLLE0** group and **Buffered True**
 - CLKOUT1 Required Frequency of **40MHz**, 180 Phase, **PLLE0** group and **Buffered True**
 - CLKOUT2 Required Frequency of **40Mhz**, 0 Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list.

- 2. **Connect** the pins according to the following.

- CLKOUT0 → mcu:: IPCORE_CLK
- CLKOUT1 → External Ports
- CLKOUT2 External Ports
- RST → net gnd
- LOCKED → External Port

2.8 Configuring the RX Clock Generator IP Core

In addition to the TX Clock Generator, another clock generator is required for this design. As mentioned in Lab 2 and the Chilipepper User's Guide, the receiver chain is to be clocked using the RX return clock on the Chilipepper board to ensure data is latched properly from the ADC. In this design, there are three cores which must be clocked using the RX return clock; therefore a new clock generator called rx_clock_generator is used to distribute the clock signal.

- 1. **Double click** the Clock Generator PCore and **configure** the settings as follows
 - Input Clock Frequency of 40Mhz
 - CLKOUTO Required Frequency of **40MHz**, 180 Phase, **PLLE0** group and **Buffered True**
 - CLKOUT1 Required Frequency of **20MHz**, 180 Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list.

- 2. **Connect** the pins according to the following.

 - CLKOUT1

 dc_offset:: IPCORE_CLK and qpsk_rx::IPCORE_CLK
 - RST → net_gnd
 - LOCKED → External Port

Your Clock Generator ports should look similar to Figure 2-2 below.




Figure 2-2: Clock Generator port configurations

Be sure your External Port pins, as well as your PCores match the names shown in the figures above.

2.9 Pin Assignments

Once the clock generator is configured correctly, the <code>IPCORE_CLK</code> for the other cores should be set as well. The next step is to setup the **pin assignments** for the external ports.

- 1. Open the **Project** tab.
- 2. Double-click on the **UCF File: data\system.ucf** from this panel, to open the constraints file.
- 3. Fill in the pin out information for your design using Figure 2-3 below as a reference.

```
NET tx_clock_generator_CLKIN_pin
                                 LOC = D18 | IOSTANDARD = LVCMOS25;
NET tx_clock_generator_CLKIN_pin
                                 TNM_NET = tx_clock_generator_CLKIN;
TIMESPEC TS_tx_clock_generator_CLKIN = PERIOD tx_clock_generator_CLKIN 40.000 MHz;
NET rx_clock_generator_CLKIN_pin
                                 LOC = L18 | IOSTANDARD = LVCMOS25;
NET rx_clock_generator_CLKIN_pin
                                 TNM_NET = rx_clock_generator_CLKIN;
TIMESPEC TS_rx_clock_generator_CLKIN = PERIOD rx_clock_generator_CLKIN 40.000 MHz;
LOC = C17
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET tx_clock_generator_tx_clk_pin
                                 LOC = J18
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET tx clock generator rx clk pin
NET adc_driver_rx_iq_sel_pin
                                 LOC = N19
                                               | IOSTANDARD = LVCMOS25;
                                 LOC =M21
NET adc_driver_rxd_pin[0]
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[1]
                                 LOC = J21
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[2]
                                 LOC = M22
                                               | IOSTANDARD = LVCMOS25;
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[3]
                                 LOC = J22
NET adc_driver_rxd_pin[4]
                                 LOC = T16
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = P20
NET adc_driver_rxd_pin[5]
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[6]
                                 LOC = T17
                                               | IOSTANDARD = LVCMOS25;
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[7]
                                 LOC = N17
NET adc_driver_rxd_pin[8]
                                 LOC = J20
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[9]
                                 LOC = P21
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[10]
                                 LOC = N18
                                               | IOSTANDARD = LVCMOS25;
                                 LOC = J16
                                               | IOSTANDARD = LVCMOS25;
NET adc_driver_rxd_pin[11]
LOC = R19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_RX_pin
                                 LOC = L21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_TX_pin
                                 LOC = K20
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_mcu_reset_out_pin
NET mcu_driver_tx_en_pin
                                 LOC = D22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_tr_sw_pin
                                 LOC = D20
NET mcu_driver_rx_en_pin
                                 LOC = C22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                 LOC = E21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_pa_en_pin
NET mcu_driver_init_done_pin
                                 LOC = K19
                                               | IOSTANDARD = LVCMOS25;
NET tx_clock_generator_LOCKED_pin
                                 LOC = T22
                                               | IOSTANDARD = LVCMOS33; # "LD0"
NET rx_clock_generator_LOCKED_pin
                                 LOC = T21
                                               | IOSTANDARD = LVCMOS33; # "LD1"
NET adc_driver_blinky_pin
                                 LOC = U22
                                               | IOSTANDARD = LVCMOS33; # "LD2"
NET mcu_driver_blinky_pin
                                 LOC = U21
                                               | IOSTANDARD = LVCMOS33; # "LD3"
NET dc_offset_blinky_pin
                                 LOC = V22
                                               | IOSTANDARD =LVCMOS33; # "LD4"
                                 LOC = W22
                                               | IOSTANDARD = LVCMOS33; # "LD5"
NET qpsk_rx_blinky_pin
```

Figure 2-3: EDK project pin assignments

2.10 Adding ChipScope Peripheral

The last step is to setup the ChipScope peripheral which will be used to capture the output of the qpsk_rx core for further analysis in MATLAB.

- 1. Select Debug -> **Debug Configuration** from the top menu
- 2. Click the **Add ChipScope Peripheral** button on the bottom left hand side of the screen
- 3. Select To monitor arbitrary system level signals (middle option) from the list.
- 4. Add the s_t_i, s_t_q and tauh pins from the qpsk_rx Port. Additionally, you should set the clock to the same clock used for the core, which for this design is rx_clock_generator_clockout_1.
- 5. (optional) you can also add the rx_i and rx_q signals from the DAC Driver to see the before and after affect of the timing offset correction.
- 6. Click ok to finish configuration of your ChipScope peripheral. Your new port list should look similar to Figure 2-4 below. Be sure your Clock and qpsk_rx ports have the ChipScope peripherals in the correct locations.




Figure 2-4: Ports list after adding ChipScope peripheral to monitor ADC signals

Once completed, you're ready to generate your bitstream file! Select the Export Design button from the navigator window on the left. Click the Export and Launch SDK button. This process may take awhile.

Create software project

Step 3

Once the design is compiled and exported, you'll be greeted with a screen asking you where you would like to store your software project. It is very helpful to create the SDK folder in the same directory as your MATLAB and EDK folders. Doing this will keep all relevant files in the same location.

3.1 Creating a new C Project

This section will show you how to create a C program to test your QPSK RX project.

- 1. Select **File** → **New** → **Application Project**.
- 2. Name the project "qpsk_rx" or something similar and leave the other settings at their defaults. Click next.
- 3. On the next screen, be sure to select **Hello World** from the list of Available Templates.
- 4. Click **Finish**. You should now see your qpsk_rx project folder, as well as a **board support package** (bsp) folder.
- 5. If you navigate into the qpsk_rx project folder, and into the src folder, you should see a helloworld.c file. Feel free to rename this file to main.c or something more appropriate.
- 6. **Double click** the file to open it and **replace** all of its contents with the code in Figure 3-1.
- 7. **Download** the **Chilipepper.c** and **Chilipepper.h** files from the GitHub repository¹ if you don't already have them. Copy them into the source directory with your main.c file.
- 8. Open the Chilipepper.c file and modify it for this lab. The only PCores that should be defined at the top of the file are MCU_DRIVER, DC_OFFSET, and MCU_UART.

Note

You may be required to add the Math Library to the project to define the pow function used in the Chilipepper.c Library file. If so, follow the optional step 9 listed below.

9. (Optional) Click on **Project** → **Properties.** Open the **C/C++ Build** arrow and click the settings option. Under **ARM gcc linker**, click the Libraries folder. Click the button, type the letter **m** into the prompt and select ok. **Apply** and hit ok.

¹ Can be found at https://github.com/Toyon/Chilipepper/tree/QPSK pcore/ChilipepperSupport/Library%20Files

```
#include <stdio.h>
#include "platform.h"
#include "chilipepper.h"
#include "xuartps.h"
XUartPs uartPs;
XUartPs_Config *pUartPsConfig;
int main()
      init_platform();
      if ( Chilipepper_Initialize() != 0 )
             return -1;
      Chilipepper SetPA(0);
      Chilipepper_SetTxRxSw(1); // 0- transmit, 1-receive
      Chilipepper_SetDCOC(1); // enable \underline{dc} offset correction
      while (1)
             Chilipepper_ControlAgc(); //update the Chilipepper AGC
      cleanup platform();
      return 0;
```

Figure 3-1: main.c file for DC Offset Correction SDK Project

3.2 Programming the Board


Once your program is written and compiled you are ready to test the design! This is done by programming the FPGA with your hardware descriptions defined in the bit file generated in EDK, and running your software on top of this design.

- 1. Connect the Chilipepper to the FPGA board and verify all cables are connected properly and the jumper settings are correct. Verify this by using the *Chilipepper Getting Started Guide*² as a reference. Also See Lab 0 for details on Jumper Configuration.
- 2. Once the FPGA and radio board are connected correctly, turn on the board.
- 3. Open iMPACT in the ISE Design tools.
- 4. Select no if Impact asks you to load the last saved project.
- 5. Select yes to allow iMPACT to automatically create a new project for you. If you receive any connection errors, verify your USB or JTAG programmer cables are connected properly.

Page 21

² Can be found at https://github.com/Toyon/Chilipepper/tree/master/QPSK_Radio/DemoFilesAndDocumentation

- 6. Select the Automatic option for the JTAG boundary scan setting and click ok.
- 7. Hit yes to assign configuration files. Bypass the first file selection, but for the second selection, browse to the location of your system.bit file. It should be inside the "Implementation" folder of your EDK project folder.
- 8. Select ok on the next screen verifying that the board displayed is your Zynq xc7z020 board. It should look similar to Figure 3-2 below.



3-2: configuration for Zed Board System.bit file

9. Right click on the xc7z020 board icon (should be on the right), select program and hit ok.




Figure 3-3: iMPACT configuration screen

3.3 Debugging with SDK

If the hardware design is correct, you should see a blue light on the ZED Board indicating the program was successful. You can now return to the SDK project screen to test your software.

- 1. Test it by **right clicking** the $qpsk_rx$ project folder and selecting **Debug As** \rightarrow **Launch on Hardware (GDB)**.
- 2. You should now be taken to a screen which shows the <code>init_platform()</code> function as highlighted. You can now start the software program by clicking the **play** button in the top menu.

If the software initialization worked, you should see a green light on the Chilipepper, as well as the Blinking LEDs on the FPGA from the PCore blinky pins.


Testing and Design Verification

Step 4

4.1 Verification with ChipScope Pro

There are several methods available for verifying the MATLAB functions. For verification of the qpsk_rx_toc design, ChipScope is recommended as it provides the most useful view of the signal port timing offset, especially when compared to the output of the dc offset and frequency offset outputs from the previous lab.

- 1. To verify the qpsk_rx signals, you will need to open **ChipScope Pro Analyzer**. Be sure that the JTAG cable is connected to the FPGA board properly.
- 2. Once the program opens, click the (open cable) button to open your JTAG connection to the board. If your jumpers are configured correctly, you should see the following devices on the cable.




Note


If you receive an error from ChipScope stating that you either cannot detect or cannot open the cable, try using the optional Step 3 to configure your cable setup correctly.

- 3. **(Optional)**Click JTAG Chain in the top menu selection. Select the option for **Open Plug-in**... You will be greeted with a Plug-in Parameters screen. Enter the following in the box, and hit ok. "xilinx_tcf URL=tcp::3121". Then click the open cable button and proceed as usual.
- 4. Select ok to get to the Analyzer main screen. Open the **file menu** and select **Import**.
- 5. Click **Select New File**, and browse to the location of your ChipScope **CDC file**, which is located in the <EDK/implementation/chipscope_ila_0_wrapper> folder of your project directory. This file was created for you when you generated your bit file in EDK, assuming you added the ChipScope peripheral appropriately. It tells the ChipScope program how to interpret the data it is receiving from the JTAG port.

- 6. On the Bus Plot screen, you can view the I and Q channel signals that you connected to your ChipScope peripheral previously. Right click on a signal to change its features such as bus radix, name or color. For this Lab, both signals should be set to the signed decimal bus radix.
- 7. Click the **play button** in the top menu bar to display the signal. Additionally you can set up triggering options for periodic or continuous playback of the received signal. Your received signal should look similar Figures 4-1 and 4-2.



4-1: Received signal output post timing offset estimation.



4-2: Post T.O.C. The QPSK waveform starts to develop its square wave-like shape from each corrected time sample.




Figure 4-3: As mentioned previously, the timing estimate (blue) should stay relatively fixed during reception of new data.

From Figure 4-3 above, you can also observe that once the QPSK waveform is found, and timing lock is established, the tauh port is constant. This represents the constant timing offset estimate that is used to sample the data. Sampling at this constant timing along with the decrease in intersymbol interference from the SRRC filter leads to the greatly improved constellation map shown in Figure 4-4 below.




Figure 4-4: Scatter plot of received signal after applying the timing offset estimate.

Appendix A MATLAB Timing Offset

MATLAB function qpsk rx toc.m

```
% QPSK demonstration packet-based transceiver for Chilipepper
% Toyon Research Corp.
% http://www.toyon.com/chilipepper.php
% Created 10/17/2012
% embedded@toyon.com
%#codegen
function [s i, s q, tauh] = qpsk rx toc(r i, r q)
persistent counter
persistent tau
persistent rBuf i rBuf q
persistent symLatch i symLatch q
persistent tEst
OS RATE = 8;
if isempty(counter)
   counter = 0;
   tau = 0;
   rBuf i = zeros(1,4*OS RATE);
   rBuf q = zeros(1,4*OS RATE);
   symLatch i = 0; symLatch q = 0;
   tEst = 0;
end
rBuf i = [rBuf i(2:end) r i];
rBuf q = [rBuf q(2:end) r q];
if counter == 0
   taur = round(tau);
   % basically if we shift out of the window just bail as we're screwed
   if abs(taur) >= OS RATE
      tau = 0;
      taur = 0;
   end
   % Determine lead/lag values and compute offset error
   zl i = rBuf i(2*OS RATE+taur-1);
   zo i = rBuf i(2*OS RATE+taur);
   ze i = rBuf i(2*OS RATE+taur+1);
   zl q = rBuf q(2*OS RATE+taur-1);
   zo q = rBuf q(2*OS RATE+taur);
   ze q = rBuf q(2*OS RATE+taur+1);
   od r = ze i-zl i;
   od i = ze q-zl q;
   oe r = zo i*od r;
```

```
% using sign of error in order to make gain invariant
   os = oe r+oe i;
   if os < 0
       oe = -1;
   else
      oe = 1;
   end
   % update tau
   tau = tau + (0.079833984375) *oe;
   tEst = tau;
   symLatch_i = zo_i;
   symLatch_q = zo_q;
end
s_i = symLatch_i;
s_q = symLatch_q;
tauh = tEst;
counter = counter + 1;
if counter >= OS_RATE
  counter = 0;
```

Appendix B MATLAB QPSK RX Test Bench Script

MATLAB script qpsk tb.m

```
% Model/simulation parameters
OS RATE = 8;
SNR = 100;
fc = 10e3/20e6; % sample rate is 20 MHz, top is 10 kHz offset
sim = 1;
% Initialize LUTs
make srrc lut;
make trig lut;
2888\overline{9}
% Emulate microprocessor packet creation
% data payload creation
messageASCII = 'hello world!';
message = double(unicode2native(messageASCII));
% add on length of message to the front with four bytes
msqLength = length(message);
messageWithNumBytes =[ ...
  mod(msqLength, 2^8) ...
  mod(floor(msqLength/2^8), 2^8) ...
  mod(floor(msqLength/2^16),2^8) ...
  1 ... % message ID
  message];
% add two bytes at the end, which is a CRC
messageWithCRC = CreateAppend16BitCRC(messageWithNumBytes);
ml = length(messageWithCRC);
% FPGA radio transmit core
data in = 0;
empty in = 1;
tx en in = 0;
store byte = 0;
numBytesFromFifo = 0;
num samp = ml*8*2*2*3;
x = zeros(1,num samp);
CORE LATENCY = 4;
data buf = zeros(1,CORE LATENCY);
store byte buf = zeros(1, CORE LATENCY);
```

```
clear buf = zeros(1,CORE LATENCY);
tx en buf = zeros(1,CORE LATENCY);
re byte out(1) = 0;
reset fifo = 0;
byte request = 0;
for i1 = 1:num samp
    % first thing the processor does is clear the internal tx fifo
    if i1 == 1
       clear fifo in = 1;
    else
        clear fifo in = 0;
    end
    data buf = [data buf(2:end) data in];
    store_byte_buf = [store byte buf(2:end) store byte];
    clear buf = [clear buf(2:end) clear fifo in];
    tx en buf = [tx en buf(2:end) tx en in];
    [new data in, empty in, byte_recieved, full, percent_full] = ...
    tx fifo(byte request, store byte buf(1), data buf(1), reset fifo);
    [i out, q out, tx done out, request byte, clear fifo in done] = ...
        qpsk tx(new data in,empty in,clear buf(1),tx en buf(1));
    x \text{ out} = \text{complex}(i \text{ out, q out})/2^11;
    x(i1) = x out;
    byte request = request byte;
    %%% Emulate write to FIFO interface
    if mod(i1,8) == 1 && numBytesFromFifo < length(messageWithCRC)</pre>
        data in = messageWithCRC(numBytesFromFifo+1);
        numBytesFromFifo = numBytesFromFifo + 1;
    end
    %%% Software lags a but on the handshaking signals %%%
    if (0 < mod(i1, 8) \&\& mod(i1, 8) < 5) \&\& tx en in == 0
        store byte = 1;
    else
        store byte = 0;
    end
    % processor loaded all bytes into FIFO so begin transmitting
    if (numBytesFromFifo == length(messageWithCRC) && mod(i1,8) > 5)
        empty in = 1;
        tx en in = 1;
    end
end
if ~sim % load data that was transmitted and captured from chipscope
        fid = fopen('tx.prn');
        M = textscan(fid, '%d %d %d %d %d %d %d %d %d %d', 'Headerlines',1);
        fclose(fid);
        iFile = double(M{3})'/2^11;
        qFile = double(M{4})'/2^11;
    else
       M = load('dac.prn');
        if M(1,end-1) == 0
            iFile = M(1:2:end,end)'/2^11;
            qFile = M(2:2:end,end)'/2^11;
```

```
else
        qFile = M(1:2:end,end)'/2^11;
        iFile = M(2:2:end,end)'/2^11;
     end
  end
  x = complex(iFile,qFile);
end
% Emulate channel
% pad on either side with zeros
p = complex(zeros(1,100), zeros(1,100));
xp = [p x p]; % pad
% Apply frequency offset and receive/over-the-air AWGN
y = xp.*exp(1i*2*pi*fc*(0:length(xp)-1));
rC = y/max(abs(y))*.1*2^1; % this controls receive gain
%r = awgn(rC,SNR,0,1);
r = rC;
if ~sim
  %M = load('rx.prn');
  fid = fopen('rx.prn');
  %d','Headerlines',1);
  M = textscan(fid,'%d %d %d %d','Headerlines',1);
  fclose(fid);
  is = double(M{3});
  qs = double(M{4});
  r = complex(is,qs);
  figure(1)
  subplot(2,1,1);
  plot(is);
  subplot(2,1,2);
  plot(qs)
% Main receiver core
r out = zeros(1, length(r));
s t i = zeros(1, length(r));
s t q = zeros(1, length(r));
tauh = zeros(1,length(r));
for i1 = 1:length(r)+200
  if i1 > length(r)
     r in = 0;
  else
     r_{in} = r(i1);
  end
  i in = round(real(r in));
  q_{in} = round(imag(r in));
  r out(i1) = real(complex(i in,q in));
```

```
[dc i out, dc q out, rssi out, rssi en out, dir out, dir en out] = ...
       dc offset correction(i in, q in, mod(i1,2), 500, 1500, +(i1>3000));
   [s_t_i(i1), s_t_q(i1), blinky, tauh(i1)] = ...
       qpsk rx(dc i out, dc q out);
end
figure(2)
subplot(2,2,1)
scatter(real(r),imag(r))
title('OTA Receive Signal');
subplot(2,2,2)
plot(real(r out));
title('OTA Receive Signal (real part)');
subplot(2,2,3)
scatter(s_t_i,s_t_q)
title('Signal Post TOC');
subplot(2,2,4)
plot(tauh);
title('Timing estimate');
```