Toyon Research Corporation

Lab 3: Output QPSK

Chilipepper Tutorial Projects

Table of Contents

Introd	uction	4
Proce	edure	4
Obje	ctives	4
Gener	ate HDL code	5
1.1	DAC and MCU Driver MATLAB Files	5
1.2	QPSK TX MATLAB Functions	5
1.3	TX_FIFO MATLAB Function	9
1.4	QPSK TX Test Bench Scripts	10
1.5	HDL Coder Project	11
Config	gure Cores and Export Design	17
2.1	Needed IP Cores	17
2.2	Configuring the DAC Driver Port	18
2.3	Configuring the MCU Driver Port	18
2.4	Configuring the MCU UART	18
2.5	Configuring the QPSK TX	18
2.6	Configuring the TX FIFO	19
2.7	Configuring the LEDs GPIO Port	19
2.8	Configuring the Switch GPIO Port	19
2.9	Configuring the Button GPIO Port	19
2.10	Configuring the Clock Generator IP Core	20
2.11	Pin Assignments	21
Create	e software project	23
3.1	Creating a new C Project	23
3.2	Programming the Board	24
3.3	Debugging with SDK	25
Testin	g and Design Verification	26
<i>1</i> 1	Verification with another Chilinenner Board	26

4.2	Verification with ChipScope	26
4.3	MATLAB Analysis	28
Append	lix A MATLAB byte2sym Function	30
Append	lix BMATLAB TX FIFO Function	33
Append	lix CMATLAB Test Bench	35
Append	lix D SDK source file	38

Lab 3: Output QPSK

Introduction

This lab will show you how to transmit a QPSK Waveform on an FPGA Mezzanine Card (FMC) radio board using the Xilinx Zed Board FPGA and the Toyon Chilipepper FMC. The Digital to Analog Conversion (DAC) used to transmit the signal will take place on the Chilipepper board. The Creation and Modulation of the waveform will be done using hardware PCores created in MATLAB HDL Coder. The FMC initialization and microcontroller (MCU) signal control will be handled in software using the Xilinx Software Development Kit (SDK). Finally, the testing of results will be done using either a second Chilipepper board, or ChipScope and MATLAB. This lab assumes prior knowledge of the workings of HDL Coder as well as the Xilinx EDK environment. It is recommended that you complete the previous labs before completing this lab.

This lab is created using:

- MATLAB 2014a
- Xilinx ISE Design Suite 14.7
- Windows 7, 64-bit

Procedure

This lab is organized into a series of steps, each including general instructions and supplementary steps, allowing you to take advantage of the lab according to your experience level.

This lab consists of the following basic steps:

- Generate HDL code from MATLAB functions
- Generate an IP core using MATLAB HDL Coder
- Configure your created PCores and export the design into SDK
- Create software to run your design
- Test and verify your results

Objectives

After completing this lab, you will be able to:

- Modulate a signal using hardware on the FPGA
- Create a MATLAB Function to implement a FIFO buffer
- Transmit a QPSK Waveform using the Chilipepper FMC
- Create a software application to test your design
- Verify your results in ChipScope and analyze them using MATLAB

Generate HDL code

Step 1

This section will show you how to create your MATLAB function and test bench files which are required to export your design into EDK.

1.1 DAC and MCU Driver MATLAB Files

Just like the previous lab, we need an MCU driver to handle the control signals to and from the Chilipepper, and a DAC Driver to interleave our signal before transmitting it. Since these PCores have already been created in the previous labs, we can simply use the same PCores for this lab as well. Refer to Lab 1 for information on how to create this PCore if needed.

1.2 QPSK TX MATLAB Functions

Your MATLAB functions will eventually become a core that will be synthesized into hardware. The algorithm describes the operations in each clock cycle, and processes data on a sample-by-sample basis. This lab requires several MATLAB functions all used in conjunction to generate and transmit the QPSK waveform. The first function used is shown in Figure 1-1.

```
function [i out, q out, tx done out, request byte, blinky] = ...
    qpsk tx(data in, empty in, clear fifo in, tx en in)
   persistent blinky cnt
    if isempty(blinky cnt)
       blinky cnt = 0;
    end
    [byte i out, byte q out, request byte, tx done] = ...
        qpsk tx byte2sym(data in, empty in, clear fifo in, tx en in);
   byte out = complex(byte i out, byte q out);
    [d ssrc] = qpsk srrc(byte out);
    % make i/q discrete ports and scale to the full 12-bit range of the DAC
    % (one bit is for sign)
    i out = round(real(d ssrc)*2^11);
    q out = round(imag(d ssrc)*2^11);
   tx_done_out = tx done;
   blinky cnt = blinky cnt + 1;
   if blinky cnt == 20000000
       blinky cnt = 0;
   blinky = floor(blinky cnt/10000000);
```

Figure 1-1: MATLAB function to Create i and q channel outputs.

While this function does not play a huge role in creating the modulated signal, it calls other functions which do, the first of which is the function <code>qpsk_tx_byte2sym.m</code> which can be seen in **Appendix A**. The primary purpose of this function is to properly format binary data into symbols which can be transmitted using QPSK. Reviewing the function shows that there are several important aspects to the algorithm, some of which are mentioned below

- 1. Create a directory for the project under C:\QPSK_Projects\Project_3.
- 2. Create a MATLAB directory within the main project directory.
- 3. Create a new **MATLAB function** with the contents of Appendix A.
 - a. The algorithm uses an internal TX FIFO buffer to store bytes waiting to be transmitted.
 - b. Initially, nothing is transmitted, and the algorithm simply fills its buffer with data needing to be transmitted.
 - c. Once all data has been received (indicated by the tx_en_in) the algorithm sends a string of overhead bits consisting of pad bits and header bits.
 - d. Lastly the algorithm sends the data in its buffer until the buffer is empty, and then activates the tx done output
- 4. Save this function as qpsk tx byte2sym.m inside the MATLAB directory.

There is a function called within the $qpsk_tx_byte2sym$ which is used to select a bit to transmit. This function is called mybitget and as seen from the algorithm, it is called twice; once for the i channel and once for the q channel. These bits are then combined by creating a complex number in which i represents the real portion of the number and q the imaginary portion and eventually transmitted as a single waveform. By sending the i and q channel bits simultaneously in this way, the overall transmission requires only sending four two-bit sequences for any given byte. Each two-bit sequence can create one of four different signals, called symbols. The mybitget function is shown in Figure 1-2.

Page 6

```
function b = mybitget(by, p)
   switch p
       case 1
           u = floor(by/2^0);
       case 2
           u = floor(by/2^1);
        case 3
           u = floor(by/2^2);
        case 4
           u = floor(by/2^3);
        case 5
           u = floor(bv/2^4);
        case 6
           u = floor(by/2^5);
        case 7
           u = floor(by/2^6);
        case 8
           u = floor(by/2^7);
        otherwise
           u = 0;
    end
   b = mod(u, 2);
```

Figure 1-2: MATLAB Function to select bits for QPSK Symbol creation.

QPSK takes advantage of these two-bit symbols, by using 1 bit to modulate a sine wave and the other bit to modulate a cosine wave. Before modulation, each zero bit is changed from a 0 to a negative 1 (also called a non-return to zero or NRZ signal). The 2 sinusoids are then combined into a single waveform just before being transmitted. The result of the modulation and combining the waveforms causes the phase of the signal to vary according to the table below. The resultant phase possibilities are shown in the right most table. In addition, a plot of each of the symbols on a complex plane (also called a scatter plot) can be seen in Figure 1-3.

i cha	i channel					
Bit	NRZ					
value	Value					
1	1					
0	-1					

q channel					
Bit	NRZ				
value	Value				
1	1				
0	-1				

(iq) Bit	Symbol		
Symbol	Phase		
(11)	45°		
(01)	135°		
(00)	225°		
(10)	315°		

Table 1-1: The left most tables show NRZ bit values, while the rightmost table shows the symbol phase values.




Figure 1-3: Scatter plot of the QPSK symbols.

- 5. Create a new **MATLAB function** with the contents of Figure 1-2.
- 6. **Save** this function as mybitget.m inside the MATLAB directory.

The next function used to format the transmit data is called <code>qpsk_srrc</code>. The purpose of this function is to apply a square-root-raised-cosine filter (SRRC) which is used for pulse shaping. This allows for the transmission of the QPSK waveform with a minimal amount of inter symbol interference. The MATLAB function is shown in Figure 1-4 below, and as you can see it uses a variable called SRRC to filter the buffer containing the symbol data. This variable is a look up table (LUT) that was created using the MATLAB function shown in Figure 1-5.

```
function [d_out] = qpsk_srrc(d_in)
    persistent buf

OS_RATE = 8;
    f = SRRC;

if isempty(buf)
        buf = complex(zeros(1,OS_RATE*2+1),zeros(1,OS_RATE*2+1));
    end

buf = [buf(2:end) d_in];
    d_out = buf*f;
end
```

Figure 1-4: MATLAB function used to filter the transmit data.

```
function make_srrc_lut
   OS_RATE = 8;

f = firrcos(2*OS_RATE,.25,.25,1,'rolloff','sqrt');
   f = f/sum(abs(f)); % make sure no matter what we don't go beyond 1

fid = fopen('SRRC.m','w+');
   fprintf(fid,'function y = SRRC\n');
   fprintf(fid,'%%#codegen\n');
   fprintf(fid,'y = [\n');
   fprintf(fid,'%13.12f\n',f);
   fprintf(fid,'];\n');
   fclose(fid);
end
```

Figure 1-5: MATLAB function to create square-root-raised-cosine filter.

Observing the function in Figure 1-5 reveals how the filter was created in MATLAB and what its parameters are: such as the order and in this case the transition band.

- 7. Create 2 new **MATLAB function** with the contents of Figure 1-4 and 1-5.
- 8. **Save** these functions as <code>qpsk_srrc.m</code> and <code>make_srrc_lut.m</code> respectively inside the MATLAB directory.

In addition to the LUT required to filter the transmitted data, there are 2 additional LUTs which are used to send a header for the QPSK packet. This Header is most commonly used to assist with correctly receiving the transmitted packet. The two lookup files named TB_i and TB_q can be found on the GitHub website under the section for this Lab¹.

9. Download a copy, or create new files for the TB_i and TB_q LUTs, and place them in your MATLAB directory.

1.3 TX FIFO MATLAB Function

In addition to the FIFO used internally within the $qpsk_tx_byte2sym.m$ function, there is another FIFO used in this Lab. The purpose of this FIFO is to assist with the handshaking required when sending data from the SDK project to the HDL Pcore. The code for this FIFO is shown in Appendix B.

- 1. Create a new **MATLAB function** with the contents of Appendix B.
- 2. **Save** this function as tx fifo.m inside the MATLAB directory.

¹ Can be found at https://github.com/Toyon/Chilipepper/tree/QPSK_pcore/Labs/Lab_3/MATLAB

1.4 QPSK TX Test Bench Scripts

As in the previous labs, the Test Bench script is required for HDL generation, but also allows you to test the functionality of the MATLAB algorithms. The code used for this script is shown in **Appendix C** and serves as the test bench for both the qpsk_tx core and the tx_fifo core. Additionally, there is a variable called sim in the script which allows you to either load QPSK data from ChipScope or simulate a transmitted QPSK signal in MATLAB and analyze the results. Setting it to 1 simulates the waveform, 0 loads it from a ChipScope prn file.

- 1. Create a new **MATLAB script** with the contents of Appendix C.
- 2. **Save** this script as qpsk_tb.m inside the MATLAB directory

One other MATLAB file which must be created before executing the test bench is the CreateAppend16BitCRC function. This function is shown in Figure 1-7 and its purpose is to append the 16Bit CRC to the end of the QPSK packet when simulating the packet creation within the test bench. For the actual packet transmission, this process is handled using code run on the MCU.

```
function msg out = CreateAppend16BitCRC(msg no zeros)
   valueCRC = 65535;
   genPoly = 4129;
   msg in = [msg no zeros 0 0];
   for i1 = 1:length(msg in)
        for i2 = 1:8
           b = mod(floor(msg in(i1)/(2^(8-i2))), 2);
            valueCRCsh1 = bitsll(valueCRC, 1);
            valueCRCadd1 = bitor(valueCRCsh1,b);
            if floor(valueCRCadd1/2^16) == 1
                valueCRC = bitxor(valueCRCadd1,genPoly);
            else
                valueCRC = valueCRCadd1;
            end
            valueCRC = mod(valueCRC, 2^16);
        end
   end
   msg out = [msg no zeros mod(floor(valueCRC/2^8), 2^8) mod(valueCRC, 2^8)];
end
```

Figure 1-6: MATLAB function to append a 16 Bit CRC to the QPSK packet.

- 3. Create a new **MATLAB function** with the contents of Figure 1-7.
- 4. Save this function as CreateAppend16BitCRC.m inside the MATLAB directory

1.5 HDL Coder Project

Now that the MATLAB files have been created, we can turn them into PCores. As mentioned earlier, we will reuse the previously created MCU and DAC Driver PCores, thus the only cores we need to create for this lab are the qpsk_tx and tx_fifo PCores. Using the same steps outlined in the previous labs, create a new HDL coder project called qpsk_tx. Add both your qpsk_tx.m file and your qpsk_tb.m files to the MATLAB Function and MATLAB Test Bench categories respectively.

- 1. Once inside the workflow advisor screen, click on **HDL Code Generation** on the left hand side, and be sure to set the clock to be driven at the **DUT base rate** as in the previous labs.
- 2. Right-click **Fixed-Point Conversion**, and select **Run to Selected Task**.
- 3. There are two functions within the qpsk_tx PCore that requires modification of the proposed variables types. For these functions, use the figures below to correct each variable type.





Figure 1-7: Variable types for qpsk_tx function

Variables Func	tion Replacemen	ts Type '	Validation ¹	Output 🔻			
Variable	Туре	Sim Min	Sim Max	Static Min	Static Max	Whole Number	Proposed Type
▲ Input							
clear_fifo_in	double	0	1			Yes	numerictype(0, 1, 0)
data_in	double	0	228			Yes	numerictype(0, 8, 0)
empty_in	double	0	1			Yes	numerictype(0, 1, 0)
tx_en_in	double	0	1			Yes	numerictype(0, 1, 0)
■ Output							
d_i_out	double	-1	1			Yes	numerictype(1, 2, 0)
d_q_out	double	-1	1			Yes	numerictype(1, 2, 0)
re_byte_out	double	0	1			Yes	numerictype(0, 1, 0)
tx_done_out	double	0	1			Yes	numerictype(0, 1, 0)
▲ Persistent							
count	double	0	32			Yes	numerictype(0, 6, 0)
diLatch	double	-1	1			Yes	numerictype(1, 2, 0)
dqLatch	double	-1	1			Yes	numerictype(1, 2, 0)
rdCount	double	0	18			Yes	numerictype(0, 11, 0)
reBuf	double	0	8			Yes	numerictype(0, 4, 0)
sentTrain	double	0	90			Yes	numerictype(0, 8, 0)
symIndex	double	0	4			Yes	numerictype(0, 3, 0)
txDone	double	0	1			Yes	numerictype(0, 1, 0)
tx_fifo	1×1024 double	0	228			Yes	numerictype(0, 8, 0)
wrCount	double	0	18			Yes	numerictype(0, 11, 0)
⊿ Local							
CORE_LAT	double	8	8			Yes	numerictype(0, 4, 0)
OS_RATE	double	8	8			Yes	numerictype(0, 4, 0)
PAD_BITS	double	24	24			Yes	numerictype(0, 5, 0)
SYM_PER_B	double	4	4			Yes	numerictype(0, 3, 0)
data	double	0	228			Yes	numerictype(0, 8, 0)
rdIndex	double	1	19			Yes	numerictype(0, 11, 0)
sym2	double	0	6			Yes	numerictype(0, 3, 0)
tbi	65 x 1 double	-1	1			Yes	numerictype(1, 2, 0)
tbq	65 x 1 double	-1	1			Yes	numerictype(1, 2, 0)
wrIndex	double	1	1024			Yes	numerictype(0, 11, 0)

Figure 1-8: Variable types for the qpsk_tx_byte2sym function

4. Once you have corrected the **Type** setting for all your variables, click **Select Code Generation Target**. Here you can select the FPGA you will use for your design. For this Lab, we will not be using any of the built-in Zynq board functionality within our MATLAB PCores. Therefore you can leave the default settings. Ensure your Workflow settings resemble figure 1-4 below



1-9: Settings for Xilinx Zed Board HDL Coder Design

- 5. Just below the synthesis tool settings, **rename your PCore** to <code>qpsk_tx_pcore</code> or something similar. This is optional as MATLAB will give its default name for each of your cores, as well as a default version, however it is helpful to rename your core for easier netlist configuration later in the lab.
- 6. Once the platform and synthesis tool are set, you can click **Set Target Interface** to configure the input and output ports of the design. For this Lab, follow the settings shown in Figure 1-10 below.

Ports			
Port Name	Data Type	Target Platform Interfaces	Bit Range / Address / FPGA Pin
▲ Inport			
data_in	numerictype(0, 8, 0)	External Port	
empty_in	numerictype(0, 1, 0)	External Port	
clear_fifo_in	numerictype(0, 1, 0)	AXI4-Lite	x"100"
tx_en_in	numerictype(0, 1, 0)	AXI4-Lite	x"104"
■ Outport			
i_out	numerictype(1, 12, 0)	External Port	
q_out	numerictype(1, 12, 0)	External Port	
tx_done_out	numerictype(0, 1, 0)	AXI4-Lite	x"108"
request_byte	numerictype(0, 1, 0)	External Port	
blinky	numerictype(0, 1, 0)	External Port	

Figure 1-10: Port Interface settings for qpsk_tx HDL Coder project

- 7. Once the ports are set, right-click **HDL Code Generation** and select Run This Task. This will create a PCore for your design that can be used directly within Xilinx EDK. By default, the PCore is created in <Project Directory/MATLAB folder/codegen/ipcore>.
- 8. Repeat this process for the tx_fifo function. **Name the PCore** tx_fifo_pcore and verify your **Fixed-Point variable** conversions and your **Target interface port** settings using the Figures below. Also don't forget to set both projects to use the **DUT base** clock rate.

Variables Function Replacements		Type Val	idation Ou	tput 🔻				
Variable		Туре	Sim Min	Sim Max	Static Min	Static Max	Whole Number	Proposed Type
⊿ Input								
byte_in		double	0	228			Yes	numerictype(0, 8, 0)
get_byte	!	double	0	1			Yes	numerictype(0, 1, 0)
reset_fifo	0	double	0	0			Yes	numerictype(0, 1, 0)
store_by	te	double	0	1			Yes	numerictype(0, 1, 0)
■ Output								
byte_rec	eived	double	0	1			Yes	numerictype(0, 1, 0)
bytes_av	ailable (double	0	1			Yes	numerictype(0, 10, 0)
dout		double	0	228			Yes	numerictype(0, 8, 0)
empty		double	0	1			Yes	numerictype(0, 1, 0)
⊿ Persiste	nt							
byte_out	t	double	0	228			Yes	numerictype(0, 8, 0)
fifo		1 x 1024 double	0	228			Yes	numerictype(0, 8, 0)
handsha	ike	double	0	1			Yes	numerictype(0, 1, 0)
head		double	1	19			Yes	numerictype(0, 11, 0)
tail		double	2	20			Yes	numerictype(0, 11, 0)
⊿ Local								
full		double	0	0			Yes	numerictype(0, 1, 0)

Figure 1-11: Fixed-Point Variables for TX FIFO PCore

Ports			
Port Name	Data Type	Target Platform Interfaces	Bit Range / Address / FPGA Pin
▲ Inport			
reset_fifo	numerictype(0, 1, 0)	AXI4-Lite	x"100"
store_byte	numerictype(0, 1, 0)	AXI4-Lite	x"104"
byte_in	numerictype(0, 8, 0)	AXI4-Lite	x"108"
get_byte	numerictype(0, 1, 0)	External Port	
■ Outport			
dout	numerictype(0, 8, 0)	External Port	
bytes_available	numerictype(0, 10, 0)	AXI4-Lite	x"10C"
byte_received	numerictype(0, 1, 0)	AXI4-Lite	x"110"
empty	numerictype(0, 1, 0)	External Port	

Figure 1-12: Port settings for TX FIFO PCore

- 9. Once all of the PCores have been created, make a **new EDK project** using the same method used in the previous lab. Be sure that you **import** the correct system configuration file.
- 10. Once the project is created, **copy each of the PCore folders** from the MATLAB directory into the PCores folder of your **EDK Project**. Don't forget to also copy any previously created cores you may be reusing as well. Then simply select project -> **rescan user repositories** to show your newly added user PCores within your EDK project.

Configure Cores and Export Design

Step 2

This section will show you how to integrate your PCores into your FPGA design using EDK. There are several components that must be configured for the design of this project. A quick list of the cores needed is given below. Refer to lab 0 sections 4.3 and 5.1 for information on how to add cores to the design.

2.1 Needed IP Cores

- DAC Driver
- MCU Driver
- MCU UART
- QPSK TX PCore
- TX FIFO PCore
- Clock Generator
- GPIO for LEDs, Switches and Buttons
- Processing System
- AXI Interconnect

In addition, several of these cores will require external ports. Be sure that you have access to modifying the external port settings. Refer to Figure 2-1 Below.

Name	Net
⊕ axi_interconnect_1	
processing_system7_0	
⊕ axi_gpio_button	
⊕ axi_gpio_led	
⊕ axi_gpio_switch	
⊕ mcu_uart	
⊕ dac_driver	
⊕ mcu_driver	
⊕ qpsk_tx	
± tx_fifo	
⊕ tx_clock_generator	

Figure 2-1: EDK project ports list

2.2 Configuring the DAC Driver Port

Expand the **DAC Driver** core. There are 7 individual I/O pins which need to be routed in this core.

- 1. The first two are the tx_i and tx_q pins. These are input pins which are used to create the **TXD output** by interleaving an I and Q channel. The signals come directly from the qpsk tx core. **Assign** these two pins to the i_out and q_out output pins from the **qpsk_tx PCore**.
- 2. Next are the txd, tx_iq_sel, and blinky output pins. These pins carry signals which should be routed directly to physical components on the FPGA as **external pins**. The first two are sent to the **FMC** connector port and into the Chilipepper radio board, while the blinky pin connects to an LED on the FPGA. **Assign** all of these pins as **external ports**.
- 3. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N port.
- 4. The IPCORE CLK pin can be skipped for now and will be connected later in section 2.9

2.3 Configuring the MCU Driver Port

Expand the **MCU Driver** core. There are 9 individual I/O pins which need to be routed on this core.

- 1. Configuring this core is very simple as all of the pins with the exception of the IPCORE_CLK and the IPCORE RESETN are simply assigned as external ports.
- 2. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N Port and skip the IPCORE CLK for now.

2.4 Configuring the MCU UART

- 1. Under the Communications Low-Speed section, add the AXI UART (Lite) to your design
- 2. Name the core mcu_uart as shown in Figure 2-1. Keep all configuration settings as default.
- 3. This core requires no other customization; just verify the RX and TX pins are set as External ports.

2.5 Configuring the QPSK TX

Expand the **QPSK TX** core. There are 8 individual I/O pins which need to be routed on this core.

- 1. If the DAC driver was previously configured correctly, the i_out and q_out pins of the qpsk_tx core should already be set.
- 2. The data_in, empty_in, and request byte ports of the qpsk_tx core should be connected to the dout, empty, and get byte ports of the tx fifo core respectively.

- 3. Set the blinky pin as an External port.
- 4. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESET0_N Port and skip the IPCORE CLK for now.

2.6 Configuring the TX FIFO

Expand the **TX FIFO** core. There are 5 individual I/O pins which need to be routed on this core.

- 1. If the qpsk_tx core was previously configured correctly, the get_byte, dout and empty pins of the tx_fifo core should already be set.
- 2. Connect the IPCORE_RESETN port to the processing_system7 FCLK_RESETO_N Port and skip the IPCORE_CLK for now.

2.7 Configuring the LEDs GPIO Port

This port will be used later in SDK to verify the functionality of the transmitter.

- 1. Add an AXI General Purpose IO to the design. Check the box to Enable Channel 2 and give each channel a width of 1 bit. Name the port axi_gpio_led or something similar.
- 2. Expand the IO_IF section of the GPIO, and assign the GPIO_IO and GPIO2_IO pins to external ports. The other pins can be left blank.

2.8 Configuring the Switch GPIO Port

This port will be used later in SDK to change the transmit mode.

- 1. Add an AXI General Purpose IO to the design. Leave both boxes unchecked and give channel 1 a width of 2 bits. Name the port axi_gpio_switch or something similar.
- 2. Expand the IO_IF section of the GPIO, and assign the GPIO_IO pin to an external port. The other pins can be left blank.

2.9 Configuring the Button GPIO Port

This port will be used later in SDK to transmit packets individually.

1. Add an AXI General Purpose IO to the design Check the box to Support Interrupts. Give channel 1 a width of 1 bit and check the box for Channel 1 to be input only. Name the port axi_gpio_button or something similar.

2. Expand the IO_IF section of the GPIO, and assign the GPIO_IO_I pin to an external port. The other pins can be left blank.

2.10 Configuring the Clock Generator IP Core

The Clock Generator is used in this project to distribute the appropriate clock signals to each of the PCores required for transmitting the qpsk signal, as well as any external hardware which may require a clock signal. For this project, the TX Clock Generator is sourced from the 40 MHz pll_clk_out on the Chilipepper radio board (as described in the **Chilipepper user's guide**). This signal is then distributed to 6 other devices; 4 PCores (mcu_driver, tx_fifo, qpsk_tx, dac_driver) and the TX_CLK and RX_CLK signals; which latch data from the TXD and RXD lines to the DAC and ADC respectively on the radio board. Although no ADC is used within the design, the clock is required for proper initialization of the Chilipepper FMC. For this lab, the Clock Generator has been named tx_clock_generator.

- 1. **Double click** the Clock Generator PCore and **configure** the settings as follows
 - Input Clock Frequency of 40Mhz
 - CLKOUTO Required Frequency of **20MHz**, 0 Phase, **PLLE0** group and **Buffered True**
 - CLKOUT1 Required Frequency of 40MHz, 0Phase, PLLE0 group and Buffered True
 - CLKOUT2 Required Frequency of **40Mhz**, 0Phase, **PLLE0** group and **Buffered True**
 - CLKOUT3 Required Frequency of **40Mhz**, 0Phase, **PLLE0** group and **Buffered True**

Now that the settings are configured you should have several clocks in your clock generator list.

- 2. **Connect** the pins according to the following.
 - CLKIN → External Ports
 - CLKOUTO → mcu_driver::IPCORE_CLK and tx_fifo::IPCORE_CLK and qpsk_tx:: IPCORE_CLK
 - CLKOUT1 → External Ports
 - CLKOUT2 → External Ports

- RST → net_gnd
- LOCKED → External Port

Your Clock Generator port should look similar to Figure 2-2 below.




Figure 2-2: Clock Generator port configuration

Be sure your External Port pins, as well as your PCores match the names shown in the figures above.

2.11 Pin Assignments

Once the clock generator is configured correctly, the <code>IPCORE_CLK</code> clock for the other cores should be set as well. The next step is to setup the **pin assignments** for the external ports.

- 1. Open the **Project** tab.
- 2. Double-click on the **UCF File: data\system.ucf** from this panel, to open the constraints file.
- 3. Fill in the pin out information for your design using Figure 2-3 below as a reference.

```
NET tx_clock_generator_CLKIN_pin
                                 LOC = D18 | IOSTANDARD = LVCMOS25;
NET tx_clock_generator_CLKIN_pin
                                 TNM_NET = tx_clock_generator_CLKIN;
TIMESPEC TS_ tx_clock_generator_CLKIN = PERIOD tx_clock_generator_CLKIN 40.000 MHz;
NET tx_clock_generator_tx_clk_pin
                                 LOC = C17
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET tx_clock_generator_rx_clk_pin
                                 LOC = J18
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
| IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rx_iq_sel_pin
                                 LOC = B16
NET dac_driver_rxd_pin[0]
                                 LOC =A18
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[1]
                                 LOC = A19
NET dac_driver_rxd_pin[2]
                                 LOC = E20
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[3]
                                 LOC = G21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[4]
                                 LOC = F19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[5]
                                 LOC = G15
NET dac_driver_rxd_pin[6]
                                 LOC = E19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[7]
                                 LOC = G16
NET dac_driver_rxd_pin[8]
                                 LOC = G19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac_driver_rxd_pin[9]
                                 LOC = A16
NET dac_driver_rxd_pin[10]
                                 LOC = A17
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET dac driver rxd pin[11]
                                 LOC = C18
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_RX_pin
                                 LOC = R19
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_uart_TX_pin
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                 LOC = L21
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                 LOC = K20
NET mcu_driver_mcu_reset_out_pin
NET mcu_driver_tx_en_pin
                                 LOC = D22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_tr_sw_pin
                                 LOC = D20
NET mcu_driver_rx_en_pin
                                 LOC = C22
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
                                               | IOSTANDARD = LVCMOS25 | DRIVE = 4 | SLEW = FAST;
NET mcu_driver_pa_en_pin
                                 LOC = E21
                                 LOC = K19
                                               | IOSTANDARD = LVCMOS25;
NET mcu_driver_init_done_pin
| IOSTANDARD = LVCMOS33; # "LD0"
NET axi_gpio_led_GPIO_lO_pin
                                 LOC = T22
NET axi_gpio_led_GPIO2_IO_pin
                                               | IOSTANDARD =LVCMOS33; # "LD1"
                                 LOC = T21
NET tx_clock_generator_LOCKED_pin
                                 LOC = U22
                                               | IOSTANDARD = LVCMOS33; # "LD2"
NET dac_driver_blinky_pin
                                 LOC = U21
                                               | IOSTANDARD = LVCMOS33; # "LD3"
NET mcu_driver_blinky_pin
                                 LOC = V22
                                               | IOSTANDARD = LVCMOS33; # "LD4"
NET qpsk_tx_blinky_pin
                                 LOC = W22
                                               I IOSTANDARD =LVCMOS33: # "LD5"
NET axi_qpio_switch_GPIO_IO_I_pin
                                 LOC = F22
                                               I IOSTANDARD =LVCMOS33: # "SW0"
NET axi_qpio_button_GPIO_IO_I_pin
                                 LOC = P16
                                               | IOSTANDARD = LVCMOS33; # "BTCenter"
```

Figure 2-3: EDK project pin assignments

Once completed, you're ready to generate your bitstream file! Select the Export Design button from the navigator window on the left. Click the Export and Launch SDK button. This process may take awhile.

Create software project

Step 3

Once the design is compiled and exported, you'll be greeted with a screen asking you where you would like to store your software project. It is very helpful to create the SDK folder in the same directory as your MATLAB and EDK folders. Doing this will keep all relevant files in the same location.

3.1 Creating a new C Project

This section will show you how to create a C program to test your qpsk transmit project.

- 1. Select **File** → **New** → **Application Project**.
- 2. Name the project "qpsk_transmit" or something similar and leave the other settings at their defaults. Click next.
- 3. On the next screen, be sure to select **Hello World** from the list of Available Templates.
- 4. Click **Finish**. You should now see your tone project folder, as well as a **board support package** (bsp) folder.
- 5. If you navigate into the tone project folder, and into the src folder, you should see a helloworld.c file. Feel free to rename this file to main.c or something more appropriate.
- 6. **Double click** the file to open it and **replace** all of its contents with the code in Appendix D.
- 7. **Download** the **Chilipepper.c** and **Chilipepper.h** files from the GitHub repository² if you don't already have them. Copy them into the source directory with your main.c file.
- 8. Open the Chilipepper.c file and modify it for this lab. The only PCores that should be defined at the top of the file are MCU_DRIVER, DAC_DRIVER, TX_PCORE and TX_FIFO.

Note

You may be required to add the Math Library to the project to define the pow function used in the Chilipepper.c Library file. If so, follow the optional step 9 listed below.


9. (Optional) Click on **Project** → **Properties.** Open the **C/C++ Build** arrow and click the settings option. Under **ARM gcc linker**, click the Libraries folder. Click the button, type the letter **m** into the prompt and select ok. **Apply** and hit ok.

² Can be found at https://github.com/Toyon/Chilipepper/tree/QPSK_pcore/ChilipepperSupport/Library%20Files

3.2 Programming the Board

Once your program is written and compiled you are ready to test the design! This is done by programming the FPGA with your hardware descriptions defined in the bit file generated in EDK, and running your software on top of this design.

- 1. Connect the Chilipepper to the FPGA board and verify all cables are connected properly and the jumper settings are correct. Verify this by using the *Chilipepper Getting Started Guide*³ as a reference. Also See Lab 0 for details on Jumper Configuration.
- 2. Once the FPGA and radio board are connected correctly, turn on the board.
- 3. Open iMPACT in the ISE Design tools.
- 4. Select no if Impact asks you to load the last saved project.
- 5. Select yes to allow iMPACT to automatically create a new project for you. If you receive any connection errors, verify your USB or JTAG programmer cables are connected properly.
- 6. Select the Automatic option for the JTAG boundary scan setting and click ok.
- 7. Hit yes to assign configuration files. Bypass the first file selection, but for the second selection, browse to the location of your system.bit file. It should be inside the "Implementation" folder of your EDK project folder.
- 8. Select ok on the next screen verifying that the board displayed is your Zynq xc7z020 board. It should look similar to Figure 3-1 below.



3-1: configuration for Zed Board System.bit file

9. Right click on the xc7z020 board icon (should be on the right), select program and hit ok.

³ Can be found at https://github.com/Toyon/Chilipepper/tree/master/QPSK Radio/DemoFilesAndDocumentation




Figure 3-2: iMPACT configuration screen

3.3 Debugging with SDK

If the hardware design is correct, you should see a blue light on the ZED Board indicating the program was successful. You can now return to the SDK project screen to test your software.

- 1. Test it by **right clicking** the tone project folder and selecting **Debug As** \rightarrow **Launch on Hardware (GDB)**.
- 2. You should now be taken to a screen which shows the <code>init_platform()</code> function as highlighted. You can now start the software program by clicking the **play** button in the top menu.

If the software initialization worked, you should see a green light on the Chilipepper, as well as the Blinking LEDs on the FPGA from the qpsk_tx, MCU and DAC PCores.

Testing and Design Verification

Step 4

4.1 Verification with another Chilipepper Board

If you have access to a second Chilipepper board and FPGA, you can verify the qpsk_tx lab by setting up the second board to receive the transmitted message. To do this, you will also need an SD Card which will allow you to load a design on the second board. The second board can then output any messages it receives directly to a uart terminal.

- 1. Download the BOOT.bin file for Lab 8 from the GitHub website⁴. Copy the file to a blank SD Card.
- 2. Connect the second FPGA to your PC, and configure it to boot from the SD Card.
- 3. Once the system has loaded, connect to a terminal to view the boards output. The terminal should be configured as 115200 baud.


Once the second board is configured, send a packet from the Lab 3 board, and you should see "hello world" display on the terminal from the second board.

4.2 Verification with ChipScope

If you don't have access to a second board, you can still verify the qpsk transmit signal by analyzing the signal in MATLAB. To do this, you will need to expand the EDK design to also include a ChipScope Debug configuration.

- 1. Add a ChipScope Peripheral to your design to monitor the output of the DAC Driver. Refer to Lab 2 section 2.7 for information on how to add ChipScope to the design. Be sure you assign ChipScope to the same clock used for the dac_driver.
- 2. Re-export your new design, and run it.
- 3. Open **ChipScope Pro Analyzer**. Be sure that the JTAG cable is connected to the FPGA board properly.
- 4. Once the program opens, click the (open cable) button to open your JTAG connection to the board. If your jumpers are configured correctly, you should see the following devices on the cable.

⁴ https://github.com/Toyon/Chilipepper/tree/QPSK_pcore/Labs/Lab_8/DemoFilesAndDocumentation/BOOT



Note

If you receive an error from ChipScope stating that you either cannot detect or cannot open the cable, try using the optional Step 5 to configure your cable setup correctly.

- 5. **(Optional)**Click JTAG Chain in the top menu selection. Select the option for **Open Plug-in**... You will be greeted with a Plug-in Parameters screen. Enter the following in the box, and hit ok. "xilinx_tcf URL=tcp::3121". Then click the open cable button and proceed as usual.
- 6. Select ok to get to the Analyzer main screen. Open the file menu and select **Import**.
- 7. Click **Select New File**, and browse to the location of your ChipScope **CDC file**, which is located in the <EDK/implementation/ chipscope_ila_0_wrapper> folder of your project directory. This file was created for you when you generated your bit file in EDK, assuming you added the ChipScope peripheral appropriately. It tells the ChipScope program how to interpret the data it is receiving from the JTAG port.
- 8. On the Bus Plot screen, you can view the txd signal that you connected to your ChipScope peripheral previously. Right click on a signal to change its features such as bus radix, name or color. For this Lab, the txd signal should be set to the signed decimal bus radix.
- 9. Click the **play button** in the top menu bar to display the signal. For this lab, it is helpful to set triggering options such that you can see the output just as a packet is being transmitted. Your transmitted waveform should look similar to either Figure 4-1.



Figure 4-1: QPSK transmit waveform

- 10. Open the file menu and select **Export**.
- 11. Click the Ascii radio box and change the Signal to Export to the Bus Plot. Then click export.
- 12. Save the file in a convenient location. It is recommended you save this file in the same location as your MATLAB files. Call it something descriptive such as **TX.prn**.

Note

This file contains all the information used to display the Bus Plots in ChipScope, and can be opened directly in a MATLAB script to display, as well as analyze using built in MATLAB spectral analysis functions.

4.3 MATLAB Analysis

1. To display the data in MATLAB, simply run the code shown below.

```
fid = fopen('TX.prn');
M = textscan(fid,'%d %d %d %d','Headerlines',1);
fclose(fid);
i_out = double(M{3})';
q_out = double(M{4})';
plot(1:1048, i_out, 1:2048, q_out)
```

This plots the waveforms in MATLAB. To verify the qpsk waveform, simply change the sim variable in the qpsk_tb file to 0, and load the TX.prn file data directly. If your design is working, you should see a "Tranmitted message correctly" when you run qpsk_tb.

Appendix A MATLAB byte2sym Function

MATLAB function qpsk_tx_byte2sym.m

```
%#codegen
% this core runs at an oversampling rate of 8
function [d i out, d q out, re byte out, tx done out] = ...
   qpsk tx byte2sym(data in, empty in, clear fifo in, tx en in)
OS RATE = 8;
SYM PER BYTE = 4; % number of symbols per byte (QPSK 4)
tbi = TB i;
tbq = TB q;
CORE LATENCY = 8;
persistent count
persistent symIndex
persistent diLatch dqLatch
persistent tx fifo
persistent wrCount rdCount
persistent txDone
persistent sentTrain
persistent reBuf
if isempty(count)
   count = 0;
   symIndex = 0;
   diLatch = 0;
   dqLatch = 0;
   wrCount = 0; rdCount = 0;
   txDone = 0;
   sentTrain = 0;
   reBuf = 0;
end
if isempty(tx fifo)
  tx fifo = zeros(1,1024);
end
% if want to transmit a new packet reset things
if clear fifo in == 1
   wrCount = 0;
   txDone = 0;
   reBuf = 0;
% we are ready to transmit some data
rdIndex = wrCount-rdCount+1;
if rdIndex <= 0</pre>
   rdIndex = 1024;
end
data = tx fifo(rdIndex);
```

```
d i out = 0;
d q out = 0;
% fifo should be empty and the processor says go ahead and transmit
% we stop when we've written all the data out that we wrote to the fifo.
% This core doesn't care about packet length, just about how many bytes got
% written to the fifo.
PAD BITS = 24;
\stackrel{-}{\text{if}} empty in == 1 && tx en in == 1 && txDone == 0
   if sentTrain <= PAD BITS</pre>
        if count == 0
            diLatch = mod(sentTrain,2)*2-1;
            dqLatch = mod(sentTrain,2)*2-1;
        end
        count = count + 1;
        if count >= OS RATE
            count = 0;
            sentTrain = sentTrain + 1;
        end
        d i out = diLatch;
        d q out = dqLatch;
    elseif sentTrain <= 65+PAD BITS</pre>
        if count == 0
            diLatch = tbi(sentTrain-PAD BITS);
            dqLatch = tbq(sentTrain-PAD BITS);
        end
        count = count + 1;
        if count >= OS RATE
            count = 0;
            sentTrain = sentTrain + 1;
        d i out = diLatch;
        d q out = dqLatch;
    else
        if mod(count,OS RATE) == 0
            sym2 = symIndex*2;
            diLatch = mybitget(data, sym2+1) *2-1;
            dqLatch = mybitget(data, sym2+2) *2-1;
            symIndex = symIndex + 1;
        end
        d i out = diLatch;
        d_q_out = dqLatch;
        count = count + 1;
        if count >= OS RATE*SYM_PER_BYTE
            count = 0;
            symIndex = 0;
            rdCount = rdCount - 1;
        end
        if rdCount == 0
            txDone = 1;
        end
    end
end
```

```
% transfer data from processor to internal buffer
% Because the core has a non-zero throughput we need to stale a bit for the
% requested data to make it to our input. So, I'm doing that we reBuf
% counter. There are definitely more efficient ways to do this but I'm
% gonna leave that for another day.
wrIndex = 1024;
re byte out = 0;
if empty in == 0 && reBuf == 0
   reBuf = CORE LATENCY;
   txDone = 0;
   re byte out = 1;
end
if reBuf > 0
   reBuf = reBuf - 1;
end
if reBuf == 1
   wrCount = wrCount + 1; %total number of bytes to send out
   wrIndex = wrCount;
   rdCount = wrCount;
   reBuf = 0;
   count = 0;
   sentTrain = 1;
end
tx fifo(wrIndex) = data in;
tx done out = txDone;
```

Appendix B MATLAB TX FIFO Function

MATLAB function tx_fifo.m

```
function [dout, bytes available, byte received, empty] = ...
   tx fifo(reset fifo, store byte, byte in, get byte)
   % First In First Out (FIFO) structure.
   % This FIFO stores integers.
   % The FIFO is actually a circular buffer.
   persistent head tail fifo byte out handshake
   if (reset fifo || isempty(head))
       head = 1;
       tail = 2;
      byte out = 0;
      handshake = 0;
   end
   if isempty(fifo)
       fifo = zeros(1,1024);
   end
   full = 0;
   empty = 0;
   % handshaking logic
   byte received = 0;
   if store byte == 0
       handshake = 0;
   end
   if handshake == 1
      byte received = 1;
   end
   % Section for checking full and empty cases
   if ((tail == 1 && head == 1024) || ((head + 1) == tail))
       empty = 1;
   if ((head == 1 && tail == 1024) || ((tail + 1) == head))
       full = 1;
   end
   if (get byte && ~empty)
       head = head + 1;
       if head == 1025
          head = 1;
       end
       byte out = fifo(head);
   end
```

```
if (store byte && ~full && handshake == 0)
   fifo(tail) = byte in;
   tail = tail + 1;
   if tail == 1025
       tail = 1;
   end
   byte received = 1;
   handshake = 1;
end
% Section for calculating num bytes in FIFO
if (head < tail)</pre>
   bytes available = (tail - head) - 1;
else
   bytes available = (1024 - head) + tail - 1;
end
dout = byte_out;
```

Appendix C MATLAB Test Bench script

MATLAB script qpsk tx tb.m

```
% Model/simulation parameters
OS RATE = 8;
SNR = 100;
fc = 10e3/20e6; % sample rate is 20 MHz, top is 10 kHz offset
muFOC = floor(.01*2^12)/2^12;
muTOC = floor(.01*8*2^12)/2^12;
sim = 1;
% Initialize LUTs
make srrc lut;
make trig lut;
\\ \bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6}\bar{6
% Emulate microprocessor packet creation
% data payload creation
messageASCII = 'hello world!';
message = double(unicode2native(messageASCII));
% add on length of message to the front with four bytes
msqLength = length(message);
messageWithNumBytes = [ ...
      mod(msqLength, 2^8) ...
      mod(floor(msgLength/2^8),2^8) ...
      mod(floor(msgLength/2^16),2^8) ...
      1 ... % message ID
      messagel;
% add two bytes at the end, which is a CRC
messageWithCRC = CreateAppend16BitCRC(messageWithNumBytes);
ml = length(messageWithCRC);
FPGA radio transmit core
data in = 0;
empty in = 1;
tx en in = 0;
store byte = 0;
numBytesFromFifo = 0;
num samp = m1*8*2*2*3;
x = zeros(1, num samp);
```

```
CORE LATENCY = 4;
data buf = zeros(1,CORE LATENCY);
store byte buf = zeros(1,CORE LATENCY);
clear buf = zeros(1,CORE LATENCY);
tx en buf = zeros(1, CORE LATENCY);
re byte out(1) = 0;
reset fifo = 0;
byte request = 0;
for i1 = 1:num samp
    % first thing the processor does is clear the internal tx fifo
    if i1 == 1
       clear fifo in = 1;
    else
        clear fifo in = 0;
    end
    data buf = [data buf(2:end) data in];
    store byte buf = [store byte buf(2:end) store byte];
    clear buf = [clear buf(2:end) clear fifo in];
    tx en buf = [tx en buf(2:end) tx en in];
    [new data in, bytes available, byte recieved, empty in] = ...
    tx fifo(reset fifo, store byte buf(1), data buf(1), byte request);
    [i out, q out, tx done out, request byte] = ...
        qpsk tx(new data in,empty in,clear buf(1),tx en buf(1));
    x_{out} = complex(i_{out}, q_{out})/2^11;
    x(i1) = x out;
    byte request = request byte;
    %%% Emulate write to FIFO interface
    if mod(i1,8) == 1 && numBytesFromFifo < length(messageWithCRC)</pre>
        data in = messageWithCRC(numBytesFromFifo+1);
        numBytesFromFifo = numBytesFromFifo + 1;
    %%% Software lags a bit on the handshaking signals %%%
    if (0 < mod(i1, 8) \&\& mod(i1, 8) < 5) \&\& tx en in == 0
        store byte = 1;
    else
        store byte = 0;
    % processor loaded all bytes into FIFO so begin transmitting
    if (numBytesFromFifo == length(messageWithCRC) && mod(i1,8) > 5)
        empty in = 1;
        tx en in = 1;
    end
end
if ~sim % load data that was transmitted and captured from chipscope
        fid = fopen('tx.prn');
        M = textscan(fid,'%d %d %d %d %d %d %d %d %d %d %d','Headerlines',1);
        fclose(fid);
        iFile = double(M{3})'/2^11;
        qFile = double(M{4})'/2^11;
```

```
else
       M = load('dac.prn');
       if M(1,end-1) == 0
           iFile = M(1:2:end,end)'/2^11;
           qFile = M(2:2:end,end)'/2^11;
           qFile = M(1:2:end,end)'/2^11;
           iFile = M(2:2:end,end)'/2^11;
       end
   end
   x = complex(iFile,qFile);
end
index = find(abs(x) > sum(SRRC))+24*8; % constant is pad bits
offset = index(1)+6+length(TB_i)*OS_RATE;
idx = offset:8:(offset+8*ml*4-1);
y = x(idx); % four symbos per byte of data
sc = zeros(1,18*8);
sc(1:2:end) = real(y);
sc(2:2:end) = imag(y);
sh = sign(sc);
sb = (sh+1)/2;
d = zeros(1, ml);
for i1 = 1:ml
   si = sb(1+(i1-1)*8:i1*8);
   s1 = [];
   for i2 = 1:length(si)
      s1 = [s1 num2str(round(si(i2)))];
   d(i1) = bin2dec(fliplr(s1));
end
figure(1)
clf
plot(real(x))
hold on
plot(idx,real(y),'ro')
title('Transmit samples');
error tx = sum(abs(d-messageWithCRC));
if error tx == 0
   disp('Transmitted message correctly');
else
   disp('Transmitted message incorrectly');
```

Appendix D SDK source file

Xilinx SDK file main.c

```
#include <stdio.h>
#include "platform.h"
#include "xgpio.h"
#include "chilipepper.h"
#include "xuartps.h"
XGpio gpio_blinky, gpio_sw_test, gpio_btn;
XUartPs uartPs;
XUartPs_Config *pUartPsConfig;
// function declarations
int DebouncButton( void );
int SetupPeripherals( void );
int main()
   int i1, sw;
  int aliveLed = 0, statusLed = 0, blinkCounter = 0;
  init_platform();
  if(SetupPeripherals() != XST_SUCCESS)
      return -1;
  if ( Chilipepper_Initialize() != 0 )
      return -1;
  // by default we are in transmit
  Chilipepper_SetPA( 1 );
   Chilipepper SetTxRxSw( 0 ); // 0- transmit, 1-receive
  while (1)
   {
      // flip the LED1 so the user knows the processor is alive
      blinkCounter += 1;
      if (blinkCounter > 200000)
         aliveLed = ~aliveLed;
         blinkCounter = 1;
        XGpio DiscreteWrite(&gpio blinky, 2, aliveLed);
      sw = XGpio_DiscreteRead(&gpio_sw_test, 1);
      switch (sw)
```

```
case 0: // Continuously send out packets (do it once and then stall for a bit)
         for (i1=0; i1<5000; i1++)</pre>
         {
            if (i1 == 0)
               Chilipepper_WriteTestPacket( 1 );
            }
         }
         break;
      case 1: // initiate packet transmission with a button press
         if (DebouncButton() == 0)
            break;
         statusLed = ~statusLed;
         XGpio_DiscreteWrite(&gpio_blinky, 1, statusLed);
         Chilipepper_WriteTestPacket( 1 );
         break;
      default:
         break;
      }
   cleanup_platform();
   return 0;
int DebouncButton( void )
   int btn;
   static int hitZero=0;
   static int btnIntegrator=0;
   btn = XGpio_DiscreteRead(&gpio_btn, 1);
   // decrement and keep track if we've touched zero
   if ( btn==0 )
      if (btnIntegrator > 0)
         btnIntegrator -= 1;
      if (btnIntegrator == 0)
         hitZero = 1;
      return 0;
   if (btnIntegrator < 1000)</pre>
      btnIntegrator += 1;
   if (btnIntegrator < 1000)</pre>
      return 0;
   if (hitZero == 0)
      return 0;
   // we've hit 1000 so now we know we need to hit zero again
   hitZero = 0;
   return 1;
```

```
int SetupPeripherals( void )
   int status;
   // setup LEDs
   XGpio_Initialize(&gpio_blinky, XPAR_AXI_GPIO_LED_DEVICE_ID);
   XGpio_SetDataDirection(&gpio_blinky, 2, 0);
   XGpio SetDataDirection(&gpio_blinky, 1, 0);
   XGpio DiscreteWrite(&gpio blinky, 1, 0);
   XGpio_DiscreteWrite(&gpio_blinky, 2, 0);
   // setup Switch
   XGpio_Initialize(&gpio_sw_test, XPAR_AXI_GPIO_SWITCH_DEVICE_ID);
   XGpio_SetDataDirection(&gpio_sw_test, 1, 1);
   //setup Button
   XGpio Initialize(&gpio btn, XPAR AXI GPIO BUTTON DEVICE ID);
   XGpio_SetDataDirection(&gpio_btn, 1, 1);
   return XST SUCCESS;
   pUartPsConfig = XUartPs_LookupConfig(XPAR_PS7_UART_1_DEVICE_ID);
   if (NULL == pUartPsConfig) {
      return XST_FAILURE;
   status = XUartPs CfgInitialize(&uartPs, pUartPsConfig, pUartPsConfig->BaseAddress);
   if (status != XST SUCCESS) {
      return XST FAILURE;
   XUartPs_SetBaudRate(&uartPs, 115200);
   return XST_SUCCESS;
```