


INTEL CYCLONE10 CORE BOARD

USER MANUAL



Preface

The QMTECH® Cyclone 10 Core Board uses Intel® (Altera) 10CL006 device to demonstrate the industry's lowest system cost and power, along with performance levels that make the device family ideal for differentiating your high-volume applications. All Intel® Cyclone® 10 LP FPGAs require only two core power supplies for operation, simplifying your power distribution network and saving you board costs, board space, and design time. The flexibility of the Intel® Cyclone® 10 LP FPGA enables you to design in a smaller, lower cost device, lowering your total system costs.



QMTECH

Table of Contents

1.	INTRODUCTION	3
1.1	DOCUMENT SCOPE	3
1.2	KIT OVERVIEW.....	3
1.3	KIT TOP VIEW	3
2.	GETTING STARTED	4
2.2	QM_CYCLONE10_10CL006 HARDWARE DESIGN	5
2.2.1	QM_Cyclone10_10CL006 Power Supply	5
2.2.2	QM_Cyclone10_10CL006 SDRAM Memory	6
2.2.3	QM_Cyclone10_10CL006 SPI Boot	6
2.2.4	QM_Cyclone10_10CL006 System Clock	7
2.2.1	QM_Cyclone10_10CL006 JTAG Port	7
2.2.2	QM_Cyclone10_10CL006 Power Supply	8
2.2.3	QM_Cyclone10_10CL006 Extension IO	9
2.2.4	QM_Cyclone10_10CL006 User LED	10
2.2.5	QM_Cyclone10_10CL006 User Key.....	10
3.	REFERENCE.....	11
4.	REVISION	12

1. Introduction

1.1 Document Scope

This demo user manual introduces the QM_Cyclone10_10CL006 core board and describes how to setup the core board running with application software Altera Quartus II 17.0. Users may employee the on board rich logic resource FPGA 10CL006YU256C8G and large SDRAM memory MT48LC16M16 to implement various applications. The core board also has 108 non-multiplexed FPGA IOs for extending customized modules, such as UART module, CMOS/CCD camera module, LCD/HDMI/VGA display module etc.

1.2 Kit Overview

Below section lists the parameters of the QM_Cyclone10_10CL006:

- On-Board FPGA: 10CL006YU256C8G;
- On-Board FPGA external crystal frequency: 50MHz;
- 10CL006YU256C8G has rich block RAM resource;
- 10CL006YU256C8G has 6K Logic elements;
- On-Board N25Q064 SPI Flash, 8M bytes for user configuration code;
- On-Board 32MB Micron SDRAM, MT48LC16M16A2;
- On-Board 3.3V power supply for FPGA by using MP2359 wide input range DC/DC;
- QM_Cyclone10_10CL006 core board has two 64p, 2.54mm pitch headers for extending user IOs. All IOs are precisely designed with length matching;
- QM_Cyclone10_10CL006 core board has 3 user switches;
- QM_Cyclone10_10CL006 core board has 2 user LEDs;
- QM_Cyclone10_10CL006 core board has JTAG interface, by using 10p, 2.54mm pitch header;
- QM_Cyclone10_10CL006 core board PCB size is: 6.7cm x 8.4cm;
- Default power source for core board is: 1A@5V DC, the DC header type: DC-050, 5.5mmx2.1mm;

1.3 Kit Top View




Figure 1-1. QM_Cyclone10_10CL006 Top View

2. Getting Started

Below image shows the dimension of the QM_Cyclone10_10CL006 core board: 67.1mm x 84.1mm. The unit in below image is millimeter(mm).





Figure 2-1. QM_Cyclone10_10CL006 Dimension

The QM_Cyclone10_10CL006 core board tool chain consists of Altera Quartus II 17.0, Altera USB Blaster cable, 10CL006YU256C8G core board and 5V DC power supply. Below image shows the Altera Quartus II 17.0 development environment which could be downloaded from [Intel\(Altera\) office website](http://www.altera.com):



2.2 QM_Cyclone10_10CL006 Hardware Design

2.2.1 QM_Cyclone10_10CL006 Power Supply

The core board needs 5V DC input as power supply which could be directly injected from power header or the 64P header U7/U8. Users may refer to the hardware schematic for the detailed design. The on board LED D3 indicates the 3.3V supply, it will be turned on when the 5V power supply is active. In default status, all the FPGA banks IO power level is 3.3V because bank power supply is 3.3V.

Note: FPGA core supply 1.2V is regulated by On-Semi DC/DC chip NCP1529 which could output maximum 1A current.




Figure 2-2. Power Supply for the FPGA

2.2.2 QM_Cyclone10_10CL006 SDRAM Memory

QM_Cyclone10_10CL006 has on board 16bit width data bus, 32MB memory size MT48LC16M16 SDRAM provided by Micron. Below image shows the detailed hardware design:




Figure 2-3. SDRAM

2.2.3 QM_Cyclone10_10CL006 SPI Boot

QM_Cyclone10_10CL006 boots from external SPI Flash, detailed hardware design is shown in below figure. The SPI flash is using N25Q064 manufactured by Micron, with 64Mbit memory storage.

Note: The SPI Flash is designed with x1 mode.




Figure 2-4. SPI Flash

[illegible]

Figure 2-6. 50MHz System Clock

2.2.1 QM_Cyclone10_10CL006 JTAG Port

The on board JTAG port uses 10P 2.54mm pitch header which could be easily connected to Altera USB blaster cable. Below image shows the hardware design of the JTAG port:




Figure 2-7. JTAG Port

2.2.2 QM_Cyclone10_10CL006 Power Supply

The core board's 3.3V power supply is using high efficiency DC/DC chip MP2359 provided by MPS Inc. The MP2359 supports wide voltage input range from 4.5V to 24V. In normal use case, 5V DC power supply is suggested to be applied on the board. Below image shows the MP2359 hardware design:




Figure 2-8. MP2315 Hardware Design

The core board's 2.5V and 1.2V FPGA core voltage power supply is using high efficiency DC/DC chip NCP1529 provided by On-Semi Inc.




Figure 2-9. NCP1529 Hardware Design

2.2.3 QM_Cyclone10_10CL006 Extension IO

The core board has two 64P 2.54mm pitch female headers which are used for extending user modules, such as ADC/DAC module, audio/video module, ethernet module, etc.




Figure 2-10. Extension IO

2.2.4 QM_Cyclone10_10CL006 User LED

Below image shows one user LED and 3.3V power supply indicator:




Figure 2-11. User LEDs

2.2.5 QM_Cyclone10_10CL006 User Key

Below image shows the nCONFIG key and two user keys:




Figure 2-12. User Keys

3. Reference

- [1] 10cl006-sdram-v01.pdf
- [2] c10lp-51002.pdf
- [3] c10lp-51003.pdf
- [4] pcg-01021.pdf
- [5] cyclone-10-lp-product-table.pdf
- [6] an800.pdf
- [7] aib-01029.pdf

上海勤谋电子科技有限公司

4. Revision

Doc. Rev.	Date	Comments
0.1	10/08/2018	Initial Version.
1.0	29/08/2018	V1.0 Formal Release.

上海勤谋电子科技有限公司