

# 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

**MARCH 2005** 

#### **FEATURES**

- High-speed access time:
  - 10, 12 ns
- CMOS low power operation
- · Low stand-by power:
  - Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Industrial temperature available
- Lead-free available

#### DESCRIPTION


The *ISSI* IS61LV25616AL is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{\textbf{CE}}$  and  $\overline{\textbf{OE}}$ . The active LOW Write Enable ( $\overline{\textbf{WE}}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{\textbf{UB}}$ ) and Lower Byte ( $\overline{\textbf{LB}}$ ) access.

The IS61LV25616AL is packaged in the JEDEC standard 44-pin 400-mil SOJ, 44-pin TSOP Type II, 44-pin LQFP and 48-pin Mini BGA (8mm x 10mm).

#### **FUNCTIONAL BLOCK DIAGRAM**






#### TRUTH TABLE

						I/O PIN				
Mode	WE	CE	ŌĒ	LB	<del>UB</del>	1/00-1/07	I/O8-I/O15	V <sub>DD</sub> Current		
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2		
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	Icc		
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc		
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc		

# PIN CONFIGURATIONS 44-Pin TSOP (Type II) and SOJ




#### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground




# PIN CONFIGURATIONS

#### 44-Pin LQFP



#### 48-Pin mini BGA



#### PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbo	I Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

#### Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**

		VDI		
Range	Ambient Temperature	10ns	12ns	
Commercial	0°C to +70°C	3.3V +10%, -5%	3.3V <u>+</u> 10%	
Industrial	–40°C to +85°C	3.3V +10%, -5%	3.3V <u>+</u> 10%	

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.0	VDD + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
lш	InputLeakage	$GND \le VIN \le VDD$	Com. Ind.	-2 -5	2 5	μΑ
Іго	Output Leakage	GND≤Vouτ≤Vpp Outputs Disabled	Com. Ind.	-2 -5	2 5	μΑ

#### Notes:

1.  $V_{IL}$  (min.) = -2.0V for pulse width less than 10 ns.



# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Test Conditions			0 Max.	-1: Min.	2 Max.	Unit
Icc	VDD Dynamic Operating Supply Current	VDD = Max., IOUT = 0 mA, f = fMAX	Com. Ind.	_	100 110	_	90 100	mA
ISB	TTL Standby Current (TTL Inputs)	$\begin{aligned} & \text{VDD} = \text{Max.}, \\ & \text{Vin} = \text{ViH or ViL} \\ & \overline{\text{CE}} \geq \text{ViH, f} = \text{fmax.} \end{aligned}$	Com. Ind.		50 55	_	45 50	mA
ISB1	TTL Standby Current (TTL Inputs)	$\begin{aligned} & \text{Vdd} = \text{Max.}, \\ & \text{Vin} = \text{Vih or Vil} \\ & \overline{\text{CE}} \geq \text{Vih, f} = 0 \end{aligned}$	Com. Ind.	_	20 25	_	20 25	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\begin{split} & \frac{\text{VDD} = \text{Max.,}}{\text{CE}} \geq \text{VDD} - 0.2\text{V,} \\ & \text{VIN} \geq \text{VDD} - 0.2\text{V, or} \\ & \text{VIN} \leq 0.2\text{V, f} = 0 \end{split}$	Com. Ind.		15 20	_	15 20	mA

#### Note:

#### CAPACITANCE(1)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

#### Note:

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Shaded area product in development

<sup>1.</sup> Tested initially and after any design or process changes that may affect these parameters.



# READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	-1 Min.	0 Max.	-12 Min.	Max.	Unit
trc	Read Cycle Time	10		12	_	ns
<b>t</b> AA	Address Access Time	_	10	_	12	ns
<b>t</b> oha	Output Hold Time	2	_	2	_	ns
<b>t</b> ACE	CE Access Time	_	10	_	12	ns
<b>t</b> DOE	OE Access Time	_	4	_	5	ns
thzoe(2)	OE to High-Z Output	_	4	_	5	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	4	0	6	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns
<b>t</b> BA	LB, UB Access Time	_	4	_	5	ns
thzb(2)	LB, UB to High-Z Output	0	3	0	4	ns
tlzb(2)	LB, UB to Low-Z Output	0	_	0	_	ns
<b>t</b> PU	Power Up Time	0	_	0	_	ns
<b>t</b> PD	Power Down Time	_	10	_	12	ns

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

#### **AC TEST LOADS**




Figure 1




Figure 2


#### **AC TEST CONDITIONS**

Parameter	Unit	
Input Pulse Level	0V to 3.0V	
Input Rise and Fall Times	3 ns	
Input and Output Timing and Reference Level	1.5V	
Output Load	See Figures 1 and 2	




#### **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = VIL$ ,  $\overline{UB}$  or  $\overline{LB} = VIL$ )




#### **READ CYCLE NO. 2<sup>(1,3)</sup>**



- WE is HIGH for a Read Cycle.
   The device is continuously selected. OE, CE, UB, or LB = VIL.
   Address is valid prior to or coincident with CE LOW transition.



#### **READ CYCLE NO. 2<sup>(1,3)</sup>**



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\textbf{CE}}$  LOW transition.

#### WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

Symbol	Parameter	-1 Min.	0 Max.	-1: Min.	2 Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tsce	CE to Write End	8	_	8	_	ns
taw	Address Setup Time to Write End	8	_	8	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	8	_	8	_	ns
<b>t</b> PWE1	WE Pulse Width	8	_	8	_	ns
tPWE2	WE Pulse Width (OE = LOW)	10	_	12	_	ns
tsd	Data Setup to Write End	6	_	6	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	5	_	6	ns
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	ns


#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of  $\overline{\textbf{CE}}$  LOW and  $\overline{\textbf{UB}}$  or  $\overline{\textbf{LB}}$  and  $\overline{\textbf{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



### **AC WAVEFORMS**


### WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



#### Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\textbf{CE}}$  and  $\overline{\textbf{WE}}$  inputs and at least one of the  $\overline{\textbf{LB}}$  and  $\overline{\textbf{UB}}$  inputs being in the LOW state.
- 2. WRITE =  $(\overline{CE}) [\overline{(LB)} = (\overline{UB})] (\overline{WE})$ .


# WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






#### **AC WAVEFORMS**

### WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



#### WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



#### Notes

- 1. The internal Write time is defined by the overlap of  $\overline{\textbf{CE}} = \texttt{LOW}$ ,  $\overline{\textbf{UB}}$  and/or  $\overline{\textbf{LB}} = \texttt{LOW}$ , and  $\overline{\textbf{WE}} = \texttt{LOW}$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The  $\mathbf{t}_{SA}$ ,  $\mathbf{t}_{HA}$ ,  $\mathbf{t}_{SD}$ , and  $\mathbf{t}_{HD}$  timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.




# **DATA RETENTION SWITCHING CHARACTERISTICS** (LL)

Symbol	Parameter	Test Condition	Options	Min.	Тур.(1)	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	5	10	mA
			Ind.	_	_	15	
<b>t</b> SDR	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
<b>t</b> rdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

**Note 1**: Typical values are measured at VDD = 3.0V,  $TA = 25^{\circ}C$  and not 100% tested.

## DATA RETENTION WAVEFORM (CE Controlled)





# **ORDERING INFORMATION**

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
10	IS61LV25616AL-10T IS61LV25616AL-10TL IS61LV25616AL-10K	TSOP (Type II) TSOP (Type II), Lead-free 400-mil SOJ
12	IS61LV25616AL-12T	TSOP (Type II)

# Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
10	IS61LV25616AL-10TI IS61LV25616AL-10TLI IS61LV25616AL-10KI IS61LV25616AL-10LQI IS61LV25616AL-10BI IS61LV25616AL-10BLI	TSOP (Type II) TSOP (Type II), Lead-free 400-mil SOJ LQFP Mini BGA (8mm x 10mm) Mini BGA (8mm x 10mm), Lead-free
12	IS61LV25616AL-12TI	TSOP (Type II)

# PACKAGING INFORMATION



Mini Ball Grid Array

Package Code: B (48-pin)



#### mBGA - 6mm x 8mm


	MILL	IMET	ERS	INCHES					
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.			
N0. Leads		48							
A	_	_	1.20	_	_	0.047			
A1	0.24	_	0.30	0.009	_	0.012			
A2	0.60	_	_	0.024	_	_			
D	7.90	_	8.10	0.311	_	0.319			
D1	5	.25 BS	С	0.207 BSC					
E	5.90	_	6.10	0.232	_	0.240			
E1	3	.75 BS	С	0.148 BSC					
е	0.75 BSC			0.030 BSC					
b	0.30	0.35	0.40	0.012	0.014	0.016			

#### mBGA - 8mm x 10mm

	MIL	LIME	ΓER	IN	3				
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.			
N0. Leads		48							
A	_	_	1.20	_	_	0.047			
A1	0.24	_	0.30	0.009		0.012			
A2	0.60	_	_	0.024	_	_			
D	9.90	_	10.10	0.390	_	0.398			
D1	5	.25 BS	С	0.2	SC				
E	7.90	_	8.10	0.311	_	0.319			
E1	3	.75 BS	С	0.1	0.148 BSC				
е	0	.75 BS	С	0.0	SC				
b	0.30	0.35	0.40	0.012	0.014	1 0.016			



## LQFP (Low Profile Quad Flat Pack) Package Code: LQ (44-pin)



Low Profile Quad Flat Pack (LQ)											
Ref. Std.		N	IS-026								
No. Leads		44									
	Millin	neters	Incl	hes							
Symbol	Min	Max	Min	Max							
A	_	1.60	_	0.063							
A1	0.05	0.15	0.002	0.006							
A2	1.35	1.45	0.053	0.057							
b	0.30	0.45	0.012	0.018							
С	0.09	0.20	0.004	0.008							
D	12.00	BSC	0.472	BSC							
D1	10.00	BSC	0.394	BSC							
Е	12.00	BSC	0.472	BSC							
E1	10.00	BSC	0.394	BSC							
е	0.80	BSC	0.031	BSC							
L	0.45	0.75	0.018	0.030							
L1	1.00	REF.	0.039	REF.							
θ	0°	<b>7</b> °	0°	<b>7</b> °							


#### Notes:

- 1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
- Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 include mold mismatch.
- 3. Controlling dimension: millimeters.

# PACKAGING INFORMATION



400-mil Plastic SOJ Package Code: K



Millimeters		eters	Inches		Millim	Millimeters		Inches		Millimeters		es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads	(N)	28				32	2				36	
Α	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	18.29	18.54	0.720	0.730	20.82	21.08	0.820	0.830	23.37	23.62	0.920	0.930
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370	) BSC	9.40	BSC	0.370	) BSC	9.40	BSC	0.370	BSC
е	1.27	BSC	0.05	0 BSC	1.27 E	3SC	0.050	BSC	1.27	BSC	0.050	) BSC




	Millimeters		rs Inches		Millim	Millimeters		Inches		Millimeters		es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
No. Leads (N) 40			0			42	2				44	
A	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148	3.25	3.75	0.128	0.148
A1	0.64	_	0.025	_	0.64	_	0.025	_	0.64	_	0.025	_
A2	2.08	_	0.082	_	2.08	_	0.082	_	2.08	_	0.082	_
В	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020	0.38	0.51	0.015	0.020
b	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032	0.66	0.81	0.026	0.032
С	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013	0.18	0.33	0.007	0.013
D	25.91	26.16	1.020	1.030	27.18	27.43	1.070	1.080	28.45	28.70	1.120	1.130
Е	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445	11.05	11.30	0.435	0.445
E1	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
E2	9.40	BSC	0.370	BSC	9.40	BSC	0.370	) BSC	9.40	BSC	0.370	) BSC
е	1.27	BSC	0.050	BSC	1.27 E	3SC	0.050	BSC	1.27	BSC	0.050	) BSC

# **PACKAGING INFORMATION**




**Plastic TSOP** 

Package Code: T (Type II)



#### Notes:

- Controlling dimension: millimieters, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.



Plastic TSOP (T - Type II)												
	Millim	eters	Inche	S	Millim	Millimeters		Inches		Millimeters		es
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Ref. Std.												
No. Leads	(N)	32				44	1				50	
Α	_	1.20	_	0.047	_	1.20	_	0.047	_	1.20	_	0.047
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006
b	0.30	0.52	0.012	0.020	0.30	0.45	0.012	0.018	0.30	0.45	0.012	0.018
С	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008	0.12	0.21	0.005	0.008
D	20.82	21.08	0.820	0.830	18.31	18.52	0.721	0.729	20.82	21.08	0.820	0.830
E1	10.03	10.29	0.391	0.400	10.03	10.29	0.395	0.405	10.03	10.29	0.395	0.405
Е	11.56	11.96	0.451	0.466	11.56	11.96	0.455	0.471	11.56	11.96	0.455	0.471
е	1.27	BSC	0.050	BSC	0.80	BSC	0.032	BSC	0.80	BSC	0.031	BSC
L	0.40	0.60	0.016	0.024	0.41	0.60	0.016	0.024	0.40	0.60	0.016	0.024
ZD	0.95	REF	0.037	7 REF	0.81	REF	0.03	2 REF	0.88	REF	0.035	REF
α	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°	0°	5°