Rockchip RK3588S Datasheet

Revision 1.0 Dec. 2021

Revision History

Date	Revision	Description
2021-12-20	1.0	Initial Release

Table of Content

Table of Content	3
Figure Index	4
Table Index	
Warranty Disclaimer	
Chapter 1 Introduction	7
1.1 Overview	7
1.2 Features	
1.3 Block Diagram	
Chapter 2 Package Information	
2.1 Order Information	
2.2 Top Marking	
2.3 Package Dimension	
2.4 Pin Number List	
Chapter 3 Electrical Specification	
·	
3.1 Absolute Ratings	
3.2 Recommended Operating Condition	
3.3 DC Characteristics	
3.4 Electrical Characteristics for General IO	
3.5 Electrical Characteristics for PLL	
3.6 Electrical Characteristics for PCIe2/SATA Interface	
3.7 Electrical Characteristics for MIPI CDPHY interface	
3.8 Electrical Characteristics for MIPI CSI DPHY interface	
3.9 Electrical Characteristics for SARADC	
3.10 Electrical Characteristics for TSADC	
Chapter 4 Thermal Management	36
4.1 Overview	36
4.2 Package Thermal Characteristics	

Figure Index

Fig.1-1	Block Diagram	17
	Package definition	
	Package Top View	
	Package Bottom View	

Table Index

Table 2-1 Pin Number Order Information	21
Table 3-1 Absolute ratings	30
Table 3-2 Recommended operating condition	
Table 3-3 DC Characteristics	
Table 3-4 Electrical Characteristics for Digital General IO	33
Table 3-5 Electrical Characteristics for INT PLL	33
Table 3-6 Electrical Characteristics for FRAC PLL	
Table 3-7 Electrical Characteristics for DDR PLL	
Table 3-8 Electrical Characteristics for PCIe2/SATA Interface	
Table 3-9 Electrical Characteristics for MIPI CDPHY interface	
Table 3-101 Electrical Characteristics for SARADC	
Table 4-1 Thermal Resistance Characteristics	36

Warranty Disclaimer

Rockchip Electronics Co., Ltd makes no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by or with respect to anything in this document, and shall not be liable for any implied warranties of non-infringement, merchantability or fitness for a particular purpose or for any indirect, special or consequential damages.

Information furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use.

Rockchip Electronics Co., Ltd's products are not designed, intended, or authorized for using as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Rockchip Electronics Co., Ltd's product could create a situation where personal injury or death may occur, should buyer purchase or use Rockchip Electronics Co., Ltd's products for any such unintended or unauthorized application, buyers shall indemnify and hold Rockchip Electronics Co., Ltd and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Rockchip Electronics Co., Ltd was negligent regarding the design or manufacture of the part.

Copyright and Patent Right

Ltd 's products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Information in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co.,

Rockchip Electronics Co., Ltd does not convey any license under its patent rights nor the rights of others.

and shall be subject to corresponding copyright and patent licensing requirements

Trademarks

All copyright and patent rights referenced in this document belong to their respective owners

Rockchip and Rockchip TM logo and the name of Rockchip Electronics Co., Ltd's products are trademarks of Rockchip Electronics Co., Ltd. and are exclusively owned by Rockchip Electronics Co., Ltd. References to other companies and their products use trademarks owned by the respective companies and are for reference purpose only.

Confidentiality

The information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the confidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.

Reverse engineering or disassembly is prohibited.

ROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT SPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE AND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip Electronics Co., Ltd.

Copyright © 2021 Rockchip Electronics Co., Ltd.

Chapter 1 Introduction

1.1 Overview

RK3588S is a low power, high performance processor for ARM-based PC and Edge Computing device, personal mobile internet device and other digital multimedia applications, and integrates quad-core Cortex-A76 and quad-core Cortex-A55 with separately NEON coprocessor.

Many embedded powerful hardware engines provide optimized performance for high-end application. RK3588S supports H.265 and VP9 decoder by 8K@60fps, H.264 decoder by 8K@30fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by 8K@30fps, high-quality JPEG encoder/decoder, specialized image preprocessor and postprocessor.

Embedded 3D GPU makes RK3588S completely compatible with OpenGLES 1.1, 2.0, and 3.2, OpenCL up to 2.2 and Vulkan1.2. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation.

RK3588S introduces a new generation totally hardware-based maximum 48-Megapixel ISP (image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, LSC, 3DNR, 2DNR, sharpening, dehaze, fisheye correction, gamma correction and so on.

The build-in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is up to 6TOPs. In addition, with its strong compatibility, network models based on a series of frameworks such as TensorFlow/MXNet/PyTorch/Caffe can be easily converted.

RK3588S has high-performance quad channel external memory interface (LPDDR4/LPDDR4X/LPDDR5) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications.

1.2 Features

The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements.

1.2.1 Microprocessor

- Quad-core ARM Cortex-A76 MPCore processor and quad-core ARM Cortex-A55 MPCore processor, both are high-performance, low-power and cached application processor
- DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and external interfaces to support a DynamIQ cluster
- Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerating media and signal processing
- ARMv8 Cryptography Extensions
- Trustzone technology support
- Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache for each Cortex-A76
- Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache for each Cortex-A55
- Quad-core Cortex-A76 and Quad-core Cortex-A55 share 3MB L3 cache
- Eight separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario
 - PD CPU 0: 1st Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_1: 2nd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache
 - PD_CPU_3: 4th Cortex-A55 + Neon + FPU + L1/L2 I/D Cache

- PD CPU 4: 1st Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 5: 2nd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 6: 3rd Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- PD CPU 7: 4th Cortex-A76 + Neon + FPU + L1/L2 I/D Cache
- Three isolated voltage domains to support DVFS, one for A76 0 and A76 1, one for A76_2 and A76_3, the other for DSU and Cortex-A55.

1.2.2 Memory Organization

- Internal on-chip memory
 - BootRom
 - Support system boot from the following device:
 - SPI interface
 - eMMC interface
 - SD/MMC interface
 - Support system code download by the following interface:
 - **USB OTG interface**
 - Share Memory in the voltage domain of VD LOGIC
 - PMU SRAM in VD PMU for low power application
- External off-chip memory
 - Dynamic Memory Interface
 - ◆ Compatible with JEDEC standards LPDDR4/LPDDR4X/LPDDR5
 - Support four channels, each channel 16bits data widths
 - ◆ Support up to 2 ranks (chip selects) for each channel
 - Totally up to 32GB address space
 - Low power modes, such as power-down and self-refresh for SDRAM
 - eMMC Interface
 - ◆ Fully compliant with JEDEC eMMC 5.1 and eMMC 5.0 specification
 - Backward compliant with eMMC 4.51 and earlier versions specification.
 - Support HS400, HS200, DDR50 and legacy operating modes
 - Support three data bus width: 1bit, 4bits or 8bits
- SD/MMC Interface ◆ Compatible with SD3.0, MMC ver4.51
 - Data bus width is 4bits
 - Flexible Serial Flash Interface(FSPI)
 - Support transfer data from/to serial flash device
 - Support 1bit, 2bits or 4bits data bus width
 - Support 2 chips select

1.2.3 System Component

- MCU
 - Three Cortex-M0 MCUs inside RK3588S
 - MCU in VD_PMU integrate 16KB Cache and 16KB TCM
 - MCU in VD NPU integrate 16KB Cache and 64KB TCM
 - MCU in PD_CENTER integrate 32KB TCM
 - Integrated Programmable Interrupt Controller, all IRQ lines connected to GIC for CPU also connect to MCU in VD PMU(PMU M0) and PD CENTER(DDR M0)
 - Integrated Debug Controller with JTAG interface
- CRU (clock & reset unit)
 - Support total 18 PLLs to generate all clocks
 - One oscillator with 24MHz clock input
 - Support clock gating control for individual components
 - Support global soft-reset control for whole chip, also individual soft-reset for each component
- PMU(power management unit)
 - Multiple configurable work modes to save power by different frequency or automatic clock gating control or power domain on/off control
 - Lots of wakeup sources in different mode
 - Support 10 separate voltage domains
 - Support 45 separate power domains, which can be power up/down by software

based on different application scenes

- Timer
 - Support 12 secure timers with 64bits counter and interrupt-based operation
 - Support 18 non-secure timers with 64bits counter and interrupt-based operation
 - Support two operation modes: free-running and user-defined count for each timer
 - Support timer work state checkable
- **PWM**
 - Support 16 on-chip PWMs(PWM0~PWM15) with interrupt-based operation
 - Programmable pre-scaled operation to bus clock and then further scaled
 - Embedded 32-bit timer/counter facility
 - Support capture mode
 - Support continuous mode or one-shot mode
 - Provides reference mode and output various duty-cycle waveform
 - Optimized for IR application for PWM3, PWM7, PWM11, PWM15
- Watchdog
 - 32-bit watchdog counter
 - Counter counts down from a preset value to 0 to indicate the occurrence of a timeout
 - WDT can perform two types of operations when timeout occurs:
 - Generate a system reset
 - First generate an interrupt and if this is not cleared by the service routine by the time a second timeout occurs then generate a system reset
 - Totally five Watchdog for CPU and MCU
- Interrupt Controller
 - Input interrupt level is fixed, high-level sensitive for SPI and low-level sensitive for
 - Support different interrupt priority for each interrupt source, and they are always software-programmable
 - Support 12 PPI interrupt source and 480 SPI interrupt sources input from different components inside RK3588S
- DMASupport 16 software-triggered interrupts

 Micro-code programming based DMA

 - Linked list DMA function is supported to complete scatter-gather transfer
 - Support data transfer types including memory-to-memory, memory-to-peripherals, peripherals-to-memory
 - Totally three embedded DMA controllers for peripheral system
 - Each DMAC features:
 - Support 8 channels
 - 32 hardware request from peripherals
 - 2 interrupt output
 - Support TrustZone technology and programmable secure state for each DMA channel
- Secure System
 - Embedded two cipher engine
 - Support Link List Item (LLI) DMA transfer
 - Support SHA-1, SHA-256/224, SHA-512/384, MD5, SM3 with hardware padding
 - Support HMAC of SHA-1, SHA-256, SHA-512, MD5, SM3 with hardware padding
 - Support AES-128, AES-192, AES-256 encrypt & decrypt cipher
 - Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC-MAC/CMAC mode
 - Support DES & TDES cipher, with ECB/CBC/OFB/CFB mode
 - Support up to 4096 bits PKA mathematical operations for RSA/ECC/SM2
 - Support generating random numbers
 - Support keyladder to guarantee key secure

- Support data scrambling for all DDR types
- Support secure OTP
- Support secure debug
- Support secure DFT test
- Support secure OS
- Except CPU, the other masters in the SoC can also support security and non-security mode by software-programmable
- Some slave components in SoC can only be addressed by security master and the other slave components can be addressed by security master or non-security master by software-programmable
- System SRAM(share memory), part of space is addressed only in security mode
- External DDR space can be divided into 16 parts, each part can be softwareprogrammable to be enabled by each master

Mailbox

- Three Mailbox in SoC to service CPU and MCU communication
- one command word register and one flag bit that can represent one interrupt Support four mailbox elements per mailbox, each element includes one data word,
- Provide 32 lock registers for software to use to indicate whether mailbox is occupied
- Decompression
 - Support for decompressing GZIP files
 - Support for decompressing LZ4 files, including the General Structure of LZ4 Frame format and the Legacy Frame format.
 - Support for decompressing data in DEFLATE format
 - Support for decompressing data in ZLIB format
 - Support Hash32 check in LZ4 decompression process
 - Support the limit size function of the decompressed data to prevent the memory from being maliciously destroyed during the decompression process

1.2.4 Video CODEC

- Video Decoder
 - Real-time video decoder of MPEG-1, MPEG-2, MPEG-4, H.263, H.264, H.265, VC-1, VP9, VP8, MVC, AV1
 - MMU Embedded
 - H.264 AVC/MVC Main10 L6.0 : 8K@30fps (7680x4320)[®]
 - Multi-channel decoder in parallel for less resolution
 - VP9 Profile0/2 L6.1 : 8K@60fps (7680x4320) ■ H.265 HEVC/MVC Main10 L6.1 : 8K@60fps (7680x4320)
 - AV1 Main Profile 8/10bit L5.3 : 4K@60fps (3840x2160)
- AVS2 Profile0/2 L10.2.6 : 8K@60fps (7680x4320)
 - MPEG-2 up to MP
 ∴ 1080p@60fps (1920x1088)
 MPEG-1 up to MP
 ∴ 1080p@60fps (1920x1088)
 VC-1 up to AP level 3
 ∴ 1080p@60fps (1920x1088)
 ∴ 1080p@60fps (1920x1088)
 ∴ 1080p@60fps (1920x1088)
- Video Encoder
 - Real-time H.265/H.264 video encoding
 - Support up to 8K@30fps
 - Multi-channel encoder in parallel for less resolution

1.2.5 JPEG CODEC

- JPEG Encoder
 - Baseline (DCT sequential)
 - Encoder size is from 96x96 to 8192x8192(67Mpixels)
 - Up to 90 million pixels per second
 - Embedded four encoder units
- JPEG Decoder
 - Decoder size is from 48x48 to 65536x65536
 - Support YUV400/YUV411/YUV420/YUV422/YUV440/YUV444
 - Support up to 1080P@280fps, and 560 million pixels per second

- Support MJPEG
- Embedded four encoder units

1.2.6 Neural Process Unit

- Neural network acceleration engine with processing performance up to 6 TOPS
- Include triple NPU core, and support triple core co-work, dual core co-work, and work independently
- Support integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32 operation
- Embedded 384KBx3 internal buffer
- Multi-task, multi-scenario in parallel
- Support deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, Android NN, etc.
- One isolated voltage domain to support DVFS

1.2.7 Graphics Engine

- 3D Graphics Engine
 - ARM Mali-G610 MP4
 - High performance OpenGLES 1.1, 2.0 and 3.2, OpenCL 2.2, Vulkan1.2 etc.
 - Embedded 4 shader cores with shared hierarchical tiler
 - Provide MMU and L2 Cache with 4x 256KB size
 - The latest Valhall architecture
 - ARM Frame Buffer Compression(AFBC) 1.3
 - Support Serial Wire debug for embedded MCU
 - One isolated voltage domain to support DVFS
- 2D Graphics Engine
 - Source format: ARGB/RGB888/RGB565/YUV420/YUV422/BPP
 - Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422
 - Max resolution: 8192x8192 source, 4096x4096 destination
 - Block transfer and Transparency mode
 - Color fill with gradient fill, and pattern fill
 - Alpha blending modes including global alpha, per pixel alpha (color/alpha channel separately) and fading
 - Arbitrary non-integer scaling ratio, from 1/8 to 8
 - 0, 90, 180, 270 degree rotation, x-mirror, y-mirror & rotation operation
 - ROP2, ROP3, ROP4
 - Support 4k/64k page size MMU
- Image Enhancement Processor
 - Image format
 - ◆ Input data: YUV420/YUV422, semi-planar/planar, UV swap
 - ◆ Output data: YUV420/YUV422, semi-planar, UV swap, Tile mode
 - ◆ YUV down sampling conversion from 422 to 420
 - ◆ Max resolution for dynamic image up to 1920x1080
 - De-interlace

1.2.8 Video Input Interface

- MIPI Interface
 - Two MIPI DC(DPHY/CPHY) combo PHY
 - Support to use DPHY or CPHY
 - ◆ Each MIPI DPHY V2.0, 4lanes, 4.5Gbps per lane
 - ◆ Each MIPI CPHY V1.1, 3lanes, 2.5Gsps per lane
 - Two MIPI CSI DPHY
 - ◆ Each MIPI DPHY V1.2, 2lanes, 2.5Gbps per lane
 - ◆ Support to combine 2 DPHY together to one 4lanes
 - Support camera input combination:
 - ◆ 2 MIPI DCPHY + 2 MIPI CSI DPHY(2 lanes), totally support 4 cameras input
 - ◆ 2 MIPI DCPHY + 1 MIPI CSI DPHY(4 lanes), totally support 3 cameras input
- DVP interface
 - One 8/10/12/16-bit standard DVP interface, up to 150MHz input data
 - Support BT.601/BT.656 and BT.1120 VI interface
 - Support the polarity of pixel_clk, hsync, vsync configurable

- HDMI RX interface
 - Single-port HDMI 2.0 RX PHY, 4 lanes, no sideband channels
 - Data rate support in HDMI 2.0 mode
 - 6Gbps down to 3.4Gbps
 - Data rate support in HDMI 1.4 mode
 - ◆ 3.4Gbps down to 250Mbps
 - HDMI 2.0 video formats
 - TMDS Scrambler to enable support for 2160p@60 Hz with RGB/YCbCr4:4:4 or YCbCr4:2:2
 - ◆ Supports YCbCr 4:2:0 to enable 2160p@60Hz at lower HDMI link speeds
 - HDMI 1.4b video formats
 - ◆ All CEA-861-E video formats up to 1080p@120Hz
 - ♦ HDMI 1.4b 4K x 2K video formats(3840x2160p@24Hz/25Hz/30Hz and 4096x2160p@24Hz)
 - ◆ HDMI 1.4b 3D video modes with up to 340 MHz(TMDS clock)
 - Support HDCP2.3 and HDCP1.4

1.2.9 Image Signal Processor

- Video Capture(VICAP)
 - Support BT601, BT656, BT1120
 - Support receiving six interfaces of MIPI CSI/DSI, up to four IDs for each interface
 - Support five CSI data formats: RAW8/10/12/14, YUV422
 - Support three modes of HDR: virtual channel mode, identification code mode, line counter mode
 - Support RAW data through to ISP0/1
- Maximum input
 - 48M: 8064x6048@15 dual ISP
 - 32M: 6528x4898@30 dual ISP
 - 16M: 4672x3504@30 single ISP
- 3A: include AE/Histogram, AF, AWB statistics output
- FPN: Fixed Pattern Noise removal
- BLC: Black Level Correction
- DPCC: Static/Dynamic defect pixel cluster correction
- PDAF: Phase Detection Auto Focus
- LSC: Lens shading correction
- Bayer-2DNR: Spatial Bayer-raw De-noising
- Bayer-3DNR: Temporal Bayer-raw De-noising
- CAC: Chromatic Aberration Correction
- HDR: 3-Frame Merge into High-Dynamic Range
- DRC: HDR Dynamic Range Compression, Tone mapping
- GIC: Green Imbalance Correction
- Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Correction
- CCM/CSM: Color correction matrix; RGB2YUV etc
- Gamma: Gamma out correction
- Dehaze/Enhance: Automatic Dehaze and Effect enhancement
- 3DLUT: 3D-Lut Color Palette for Customer
- LDCH: Lens-distortion only in the horizontal direction
- YUV-2DNR: Spatial YUV De-noising
- Sharp: Image Sharpening and boundary filtering
- CMSK: privacy mask
- GAIN: image local gain
- Support multi-sensor reuse ISP
- FishEye Correction(FEC)
 - Input mode and data format
 - ◆ Support RASTER: YUV422SP, YUV422I, YUV420SP
 - Output mode and data format
 - ◆ RASTER: YUV422SP, YUV422I, YUV420SP
 - ◆ FBCE: YUV422SP, YUV420SP

- Support 16x8, 32x16 two density
- Support up to 4 times reduction factor
- Resolution 128x128~4095x4095
- Y Interpolation: Bicubic; C Interpolation: Biliner

1.2.10 Display interface

- HDMI/eDP TX interface
 - Support two HDMI/eDP TX combo interface, but HDMI and eDP can not work at the same time for each interface
 - Support x1, x2 and x4 configuration for each interface
 - Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
 - Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
 - Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
 - Support RGB/YUV(up to 10bit) format for HDMI TX
 - Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
 - Support DSC 1.2a for HDMI TX
 - Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
- DP TX interface
 - Support one DP TX 1.4a interface which combo with USB3.1 Gen1
 - Support 1/2/4lanes for each interface
 - Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
 - Support up to 8192x4320@30Hz
 - Support RGB/YUV(up to 10bit) format
 - Support Single Stream Transport(SST)
 - Support DP Alt mode on USB Type-C
 - Support HDCP2.3, HDCP 1.3
- MIPI DSI interface
 - Support 2 MIPI DPHY 2.0 interface
 - Support 4 data lanes and 4.5Gbps maximum data rate per lane
 - Support max resolution 4K@60Hz
 - Support dual MIPI display: left-right mode
 - Support RGB(up to 10bit) format
 - Support DSC 1.1/1.2a
- BT.1120 video output interface
 - Support up to 1920x1080@60Hz
 - Support RGB(up to 8bit) format
 - Up to 150MHz data rate

1.2.11 Video Output Processor

- Video ports
 - Video Port0, max output resolution: 7680x4320@60Hz
 - Video Port1, max output resolution: 4096x2304@60Hz
 - Video Port2, max output resolution: 4096x2304@60Hz
 - Video Port3, max output resolution: 1920x1080@60Hz
- Cluster 0/1/2/3
 - Max input and output resolution 4096x2304
 - Support AFBCD
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 4~1/4
 - Support rotation
- ESMART 0/1/2/3
 - Max input and output resolution 4096x2304
 - Support RGB/YUV/YUYV format
 - Support scale up/down ratio 8~1/8
 - Support 4 region
- Overlay
 - Support up to 8 layers overlay: 4 cluster/4 esmart
 - Support RGB/YUV domain overlay

- Post process
 - HDR
 - ◆ Dolby HDR
 - HDR10/HDR HLG
 - ♦ HDR2SDR/SDR2HDR
 - 3D-LUT/P2I/CSC/BCSH/DITHER/CABC/GAMMA/COLORBAR
- Write back
 - Format: ARGB8888/RGB888/RGB565/YUV420
 - Max resolution: 1920x1080

1.2.12 Audio Interface

- I2S0/I2S1 with 8 channels
 - Up to 8 channels TX and 8 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right shift mode serial audio data transfer
 - I2S, PCM and TDM mode cannot be used at the same time
- I2S2/I2S3 with 2 channels
 - Up to 2 channels for TX and 2 channels RX path
 - Audio resolution from 16bits to 32bits
 - Sample rate up to 192KHz
 - Provides master and slave work mode, software configurable
 - Support 3 I2S formats (normal, left-justified, right-justified)
 - Support 4 PCM formats (early, late1, late2, late3)
 - I2S and PCM cannot be used at the same time
- SPDIF0/SPDIF1
 - Support two 16-bit audio data store together in one 32-bit wide location
 - Support biphase format stereo audio data output
 - Support 16 to 31 bit audio data left or right justified in 32-bit wide sample data buffer
 - Support 16, 20, 24 bits audio data transfer in linear PCM mode
 - Support non-linear PCM transfer
- PDM0/PDM1
 - Up to 8 channels
 - Audio resolution from 16bits to 24bits
 - Sample rate up to 192KHz
 - Support PDM master receive mode
- Digital Audio Codec
 - Support 2 channels digital DAC
 - Support I2S/PCM interface, master and slave mode
 - Support 16 bit sample resolution
 - Support three modes of mixing for every digital DAC channel
 - Support volume control
- VAD(Voice Activity Detection)
 - Support read voice data from I2S/PDM
 - Support voice amplitude detection
 - Support Multi-Mic array data storing
 - Support a level combined interrupt

1.2.13 Connectivity

- SDIO interface
 - Compatible with SDIO3.0 protocol
 - 4-bit data bus widths

- GMAC 10/100/1000M Ethernet controller
 - Support one Ethernet controllers
 - Support 10/100/1000-Mbps data transfer rates with the RGMII interfaces
 - Support 10/100-Mbps data transfer rates with the RMII interfaces
 - Support both full-duplex and half-duplex operation
- USB3.1 Gen1
 - Support USB3.1 Gen1,equal to USB3.2 Gen1 and USB3.0,up to 5Gbps datarate
 - Embedded 1 USB3.1 OTG interfaces which combo with DP TX (USB3OTG_0)
 - Embedded 1 USB3.1 Host interface which combo with Combo PIPE PHY2 (USB3OTG 2)
 - Compatible Specification
 - ◆ Universal Serial Bus 3.0 Specification, Revision 1.0
 - ◆ Universal Serial Bus Specification, Revision 2.0 (exclude USB3OTG_2)
 - ◆ eXtensible Host Controller Interface for Universal Serial Bus (xHCI), Revision 1.1
 - Support Control/Bulk (including stream)/Interrupt/Isochronous Transfer
 - Simultaneous IN and OUT transfer for USB3.1 Gen1
 - Descriptor caching and data pre-fetching used to improve system performance in high-latency systems
 - LPM protocol in USB 2.0 (exclude USB3OTG_2) and U0, U1, U2, and U3 states for USB3.1 Gen1
 - USB3.1 Gen1 Device Features
 - ◆ Up to 10 IN endpoints, including control endpoint 0
 - ◆ Up to 6 OUT endpoints, including control endpoint 0
 - ◆ Up to 16 endpoint transfer resources, each one for each endpoint
 - ◆ Flexible endpoint configuration for multiple applications/USB set-configuration modes
 - ♦ Hardware handles ERDY and burst
 - Stream-based bulk endpoints with controller automatically initiating data movement
 - Isochronous endpoints with isochronous data in data buffers
 - ◆ Flexible Descriptor with rich set of features to support buffer interrupt moderation, multiple transfers, isochronous, control, and scattered buffering support
 - USB3.1 Gen1 xHCI Host Features
 - Support up to 64 devices
 - ◆ Support 1 interrupter
 - ◆ Support 1 USB2.0 port (exclude USB3OTG_2) and 1 Super-Speed port
 - ◆ Support standard or open-source xHCI and class driver
 - USB3.1 Gen1 Dual-Role Device (DRD) Features
 - Static Device Operation
 - ◆ Static Host Operation
 - ◆ USB3.1/USB2.0 OTG A device and B device basing on ID, USB3OTG_2 only support USB3.1 Gen1
 - ◆ Not Support USB3.1/USB2.0 OTG session request protocol (SRP), host negotiation protocol (HNP) and Role Swap Protocol (RSP)
 - Miscellaneous Features
 - ◆ USB2.0 PHY support Battery Charge detection
 - ◆ USB3OTG 0 support USB Type-C and DP Alt Mode
 - USB3OTG_2 PHY combos with PCIE and SATA
- USB 2.0 Host
 - Compatible with USB 2.0 specification
 - Support two USB 2.0 Host
 - Supports high-speed(480Mbps), full-speed(12Mbps) and low-speed(1.5Mbps) mode
 - Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
 - Support Open Host Controller Interface Specification (OHCI), Revision 1.0a
- Combo PIPE PHY Interface

- Support two Combo PIPE PHYs with PCIe2.1/SATA3.0/USB3.1 controller
- Combo PIPE PHY0 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
- Combo PIPE PHY2 support one of the following interfaces
 - ◆ SATA
 - ◆ PCIe2.1
 - ♦ USB3.1 Gen1
- PCIe2.1 Interface
 - ◆ Compatible with PCI Express Base Specification Revision 2.1
 - ◆ Support 1 lane for each PCIe2.1 interface
 - ◆ Support Root Complex(RC) only
 - Support 5Gbps data rate
- SATA Interface
 - ◆ Compatible with Serial ATA 3.1 and AHCI revision 1.3.1
 - Support eSATA
 - ◆ Support 1 port for each SATA interface
 - Support 6Gbps data rate
- SPI interface
 - Support 5 SPI Controllers(SPI0-SPI4)
 - Support two chip-select output
 - Support serial-master and serial-slave mode, software-configurable
- I2C Master controller
 - Support 9 I2C Master(I2C0-I2C8)
 - Support 7bits and 10bits address mode
 - Software programmable clock frequency
 - Data on the I2C-bus can be transferred at rates of up to 100k bits/s in the Standard-mode, up to 400k bits/s in the Fast-mode
- UART interface
 - Support 10 UART interfaces(UART0-UART9)
 - Embedded two 64-byte FIFO for TX and RX operation respectively
 - Support 5bit, 6bit, 7bit, 8bit serial data transmit or receive
 - Standard asynchronous communication bits such as start, stop and parity
 - Support different input clock for UART operation to get up to 4Mbps baud rate
 - Support auto flow control mode for all UART
- CAN Bus
 - Support 3 CAN buses
 - Support CAN 2.0B protocol
 - Support transmit or receive CAN standard frame
 - Support transmit or receive CAN extended frame
 - Support transmit or receive data frame, remote frame, overload frame, error frame and frame interval

1.2.14 Others

- Multiple group of GPIO
 - All of GPIOs can be used to generate interrupt
 - Support level trigger and edge trigger interrupt
 - Support configurable polarity of level trigger interrupt
 - Support configurable rising edge, falling edge and both edge trigger interrupt
 - Support configurable pull direction(a weak pull-up and a weak pull-down)
 - Support configurable drive strength
- Temperature Sensor (TS-ADC)
 - Support User-Defined Mode and Automatic Mode
 - In User-Defined Mode, start_of_conversion can be controlled completely by software, and also can be generated by hardware.
 - In Automatic Mode, the temperature of alarm(high/low temperature) interrupt can be configurable
 - In Automatic Mode, the temperature of system reset can be configurable

■ Support to 7 channel TS-ADC, the temperature criteria of each channel can be configurable

- -40~125°C temperature range and 1°C temperature resolution
- Successive approximation ADC (SARADC)
 - 12-bit resolution
 - Up to 1MS/s sampling rate
 - 6 single-ended input channels
- OTP
 - Support 32Kbit space and higher 4k address space is non-secure part.
 - Support read and program word mask in secure model
 - Support maximum 32 bit OTP program operation
 - Support maximum 16 word OTP read operation
 - Program and Read state can be read
 - Program fail address record
- Package Type
 - FCCSP1253L (body: 17mm x 17mm; ball size: 0.26mm; ball pitch: 0.4mm)

1.3 Block Diagram

The following diagram shows the basic block diagram.




Fig.1-1 Block Diagram

Chapter 2 Package Information

2.1 Order Information

Orderable Device	RoHS status	Package	Package Q'ty	Device Feature
RK3588S	RoHS	FCCSP1253L	900pcs by tray	Application processor

2.2 Top Marking




Fig.2-1 Package definition

2.3 Package Dimension




Fig.2-2 Package Top View




Fig.2-3 Package Bottom View




Fig.2-4 Package Side View

	Dimension in			Dimension in			
Symbol		mm		inch			
	MIN	NOM	MAX	MIN	NOM	MAX	
A	1.163	1.240	1.317	0.046	0.049	0.052	
A1	0.120	0.170	0.220	0.005	0.007	0.009	
A2	1.012	1.070	1.128	0.040	0.042	0.044	
A3	0.570	0.600	0.630	0.022	0.024	0.025	
С	0.420	0.470	0.520	0.017	0.019	0.020	
D	16.900	17.000	17.100	0.665	0.669	0.673	
E	16.900	17.000	17.100	0.665	0.669	0.673	
D1		16.400			0.646		
E1		16.400			0.646		
е		0.400			0.016		
b	0.210	0.260	0.310	0.008	0.010	0.012	
aaa		0.100		0.004			
ccc		0.150			0.006		
ddd		0.130			0.005		
eee		0.150			0.006		
fff		0.050			0.002		
MD/ME			42/	42			

Fig.2-5 Package Dimension

2.4 Pin Number List

Table 2-1 Pin Number Order Information

		order information	
Pin Name	Pin	Pin Name	Pin
VSS 1	A1	AVSS_98	AY9
VSS 2	A2	DDR_CH0_DQS0N_B	B1
DDR_CH1_DQS1P_C	A3	DDR_CH0_DQS0P_B	B2
DDR CH1 DQS1N C	A4	VSS_4	В3
DDR CH1 ZQ C	A5	VSS 5	B5
DDR CH1 WCK1N C	A6	DDR_CH1_WCK1P_C	B6
	A7	DDR CH1 A6 C	B7
DDR CH1 A3 C	A9	VSS_6	B8
DDR_CH1_DQS0P_C			
DDR CH1 A4 C	A10	DDR_CH1_DQS0N_C	B9
DDR_CH1_DQ10_C	A12	VSS_7	B10
DDR CH1 LP4/4X CKE1/LP5 CS1 C	A13	VSS_8	B11
DDR CH1 A5 C	A15	DDR_CH1_DQ9_C	B12
DDR CH1 DQ14 C	A16	DDR_CH1_RESET_C	B13
DDR CH1 LP4/4X CKE0/LP5 CS0 C	A18	VSS 9	B14
DDR_CH1_LP4/4X_CS1_C	A19	DDR CH1 LP4/4X CS0 C	B15
		DDR_CH1_DQ15_C	
DDR CH1 DQ2 C	A20		B16
DDR CH1 A1 C	A21	VSS_10	B17
DDR CH1 LP4/4X CS1 D	A23	DDR_CH1_A0_C	B18
DDR CH1 DQ0 D	A24	VSS_11	B19
DDR_CH1_A0_D	A26	DDR_CH1_DQ0_C	B20
DDR CH1 A1 D	A27	VSS 12	B21
	A28	DDR_CH1_A2_C	B22
DDR_CH1_DQ3_D			
DDR CH1 A2 D	A30	VSS_13	B23
DDR CH1 LP4/4X CKE1/LP5 CS1 D	A31	DDR_CH1_DQ2_D	B24
DDR CH1 DQ15 D	A32	DDR_CH1_RESET_D	B25
DDR CH1 A6 D	A33	VSS_14	B26
DDR_CH1_LP4/4X_CKE0/LP5_CS0_D	A35	VSS_15	B27
DDR CH1 A3 D	A36	DDR_CH1_DQ5_D	B28
		VSS_16	
DDR CH1 WCK1P D	A37		B29
DDR CH1 A5 D	A38	DDR_CH1_LP4/4X_CS0_D	B30
DDR CH1 WCKON D	A39	VSS_17	B31
DDR CH1 ZQ D	A40	DDR_CH1_DQ12_D	B32
DDR CH1 DQS0N D	A41	DDR_CH1_A4_D	B33
VSS 3	A42	VSS_18	B34
	AA1	VSS 19	B35
DDR CH0 CKB A			
DDR CHO CK A	AA2	VSS_20	B36
VSS_296	AA3	DDR_CH1_WCK1N_D	B37
DDR CH0 DQ1 B	AA5	VSS_21	B38
VSS_297	AA6	DDR_CH1_WCK0P_D	B39
VSS 298	AA7	VSS 22	B40
	AA8	DDR_CH1_DQS0P_D	B41
VSS 299		VSS 23	
VSS_300	AA9	=	B42
VSS 301	AA10	HDMI_TX0_SBDP/EDP_TX0_AUXP	BA1
VSS_302	AA11	HDMI_TX0_D3P/EDP_TX0_D3P	BA2
VSS 303	AA12	AVSS_116	BA3
DDR CHO PLL AVSS	AA14	HDMI_TX0_D0N/EDP_TX0_D0N	BA4
VSS 304	AA19	HDMI TX0 D1P/EDP TX0 D1P	BA5
		AVSS 117	
VSS 305	AA22		BA6
VSS_306	AA23	HDMI_TX0_D2N/EDP_TX0_D2N	BA7
PLL AVSS	AA26	TYPEC0_SBU1/DP0_AUXP	BA8
VDD CPU LIT MEM 1	AA28	AVSS_118	BA9
VDD CPILLIT MEM 2	AA29	TYPECO SSRX1N/DPO TXON	BA10
VDD CPU LIT MEM 3	AA30	TYPECO_SSTX1N/DPO_TX1N	BA11
VSS 307	AA31	AVSS_119	BA12
		TYPECO SSRX2N/DPO TX2N	BA13
VSS 308	AA37		
VSS_309	AA38	TYPECO_SSTX2N/DPO_TX3N	BA14
VSS 310	AA39	AVSS_120	BA15
VSS 311	AA40	MIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A	BA16
EMMC_D2/FSPI_D2_M0/GPIO2_D2_u	AA41	MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A	BA17
EMMC D3/FSPI D3 M0/GPIO2 D3 u	AA42	AVSS_121	BA18
VSS_312	AB2	MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B	BA19
	AB3	MIPI DPHY1 TX D2P/MIPI CPHY1 TX TRIO2 B	BA20
DDR CHO DQ3 A			
DDR CH0 DQ1 A	AB4	AVSS_122	BA21
DDR CH0 DQ4 A	AB5	MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C	BA22
VSS 313	AB6	MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B	BA23
VSS_314	AB9	AVSS_123	BA24
VSS 315	AB10	MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C	BA25
VSS 316	AB11	MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C	BA26
	AB12	AVSS 124	BA27
VSS 317		MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A	
DDR CH0 PLL DVDD	AB14		BA28
VSS_318	AB19	MIPI_DPHY1_RX_D3P/NO_USE	BA29
VSS 319	AB20	AVSS_125	BA30
VSS_320	AB21	MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A	BA31
VSS 321	AB22	MIPI DPHY0 TX D1P/MIPI CPHY0 TX TRIO1 A	BA32
VSS 322	AB23	AVSS 126	BA33
		MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B	
VSS 323	AB24		BA34
PLL AVDD1V8	AB25	MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B	BA35
VDD_CPU_LIT_1	AB31	AVSS_127	BA36
VSS 324	AB32	MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C	BA37
VSS 325	AB33	MIPI DPHYO RX DOP/MIPI CPHYO RX TRIOO B	BA38
	AB34	MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A	BA40
VSS 326			
EMMCIO 1V8 1	AB35	MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B	BA41

		<u> </u>	
Pin Name	Pin	Pin Name	Pin
VSS_327	AB36	MIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A	BA42
VSS_328	AB37	AVSS_128	BB1
VSS_329	AB38	HDMI_TX0_D3N/EDP_TX0_D3N	BB2
VSS_330	AB39	HDMI_TX0_D0P/EDP_TX0_D0P	BB4
VSS_331	AB40	HDMI_TX0_D1N/EDP_TX0_D1N	BB5
EMMC_CLKOUT/GPIO2_A1_d	AB41	HDMI_TX0_D2P/EDP_TX0_D2P	BB7
EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u	AB42	TYPECO_SBU2/DPO_AUXN	BB8
DDR_CH0_LP4/4X_CS1_A	AC1	TYPECO_SSRX1P/DPO_TX0P	BB10
DDR_CH0_A1_A VSS_332	AC2 AC3	TYPEC0_SSTX1P/DP0_TX1P TYPEC0_SSRX2P/DP0_TX2P	BB11 BB13
VSS_333	AC3	TYPECO_SSRX2P/DPO_TX2P TYPECO_SSTX2P/DPO_TX3P	BB14
VSS 334	AC5	MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B	BB16
VSS_335	AC6	MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C	BB17
VDD VDENC 6	AC16	MIPI DPHY1 TX CLKP/MIPI CPHY1 TX TRIO1 C	BB19
VSS_336	AC17	MIPI DPHY1 TX D2N/MIPI CPHY1 TX TRIO2 A	BB20
VSS 337	AC18	MIPI_DPHY1_TX_D3P/NO_USE	BB22
VSS_338	AC22	MIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A	BB23
VSS_339	AC23	MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A	BB25
VSS_340	AC24	MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B	BB26
VSS_341	AC25	MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B	BB28
VSS_342	AC26	MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C	BB29
VDD_CPU_LIT_2	AC27	MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B	BB31
VDD_CPU_LIT_3	AC28	MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C	BB32
VDD_CPU_LIT_4	AC29	MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C	BB34
VDD_CPU_LIT_5	AC30	MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A	BB35
VDD_CPU_LIT_6	AC31	MIPI_DPHY0_TX_D3P/NO_USE	BB37
VCCIO5_1	AC33	MIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A	BB38
VCCIO5_2 EMMCIO 1V8 2	AC34 AC35	MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C	BB41
SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPI00_B0_z	AC35 AC37	AVSS_129 DDR_CH0_ZQ_B	BB42 C1
SDMMC_DET/GPIO0_A4_u	AC37 AC38	VSS 24	C2
TSADC_SHUT_ORG/TSADC_SHUT/GPIO0_A1_z	AC39	DDR_CH0_WCK0N_B	C3
EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/GPIO2			
A2 d	AC40	DDR_CH0_WCK0P_B	C4
VSS 343	AC41	VSS 25	C6
DDR CH0 LP4/4X CKE1/LP5 CS1 A	AD1	VSS_26	C7
VSS 344	AD2	DDR_CH1_WCK0P_C	C8
VSS 345	AD3	VSS_27	C9
VSS 346	AD5	DDR_CH1_DQ11_C	C10
VSS 347	AD6	VSS_28	C11
VSS_348	AD8	VSS_29	C12
VSS 349	AD9	DDR_CH1_DQ12_C	C13
VSS_350	AD10	VSS_30	C14
VSS 351	AD11	VSS_31	C15
VSS 352	AD12	DDR_CH1_DQ5_C DDR_CH1_DQ4_C	C16
VSS_353	AD13	VSS 32	C17 C18
VSS 354	AD14 AD15	VSS_32 VSS_33	C18
VDD_VDENC_7 VSS 355	AD13	VSS 34	C20
VSS 356	AD20	DDR_CH1_CK_C	C21
VSS 357	AD22	VSS_35	C22
VSS 358	AD23	DDR_CH1_CK_D	C23
VSS_359	AD24	VSS_36	C24
VSS 360	AD25	DDR_CH1_DQ1_D	C25
VDD CPU LIT 7	AD26	VSS_37	C26
VDD CPU LIT 8	AD27	DDR_CH1_DQ6_D	C27
CLK32K IN/CLK32K OUTO/GPIO0 B2 u	AD38	VSS_38	C28
PMIC_SLEEP2/GPIO0_A3_d	AD39	DDR_CH1_DQ7_D	C29
EMMC RSTN/I2C2 SCL M2/UART5 RTSN M1/GPIO2 A3 d	AD40	VSS_39	C30
EMMC_D6/FSPI_CS0N_M0/GPIO2_D6_u	AD41	DDR_CH1_DQ14_D	C32
EMMC D5/I2C1 SDA M3/UART5 TX M2/GPIO2 D5 u	AD42	DDR_CH1_DM1_D	C33
DDR CHO DMO A	AE1	DDR_CH1_DQ13_D	C34
DDR_CH0_DQ6_A	AE2	VSS_40	C35
DDR CHO DQ5 A	AE5	DDR_CH1_DQS1N_D	C36
VSS_361	AE6 AE7	VSS_41 VSS_42	C37 C39
VSS 362 VSS 363	AE7 AE8	VSS_42 AVSS 1	C41
VSS 364	AE9	PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN	C41
VSS 365	AE10	DDR CHO A3 B	D2
VSS 366	AE11	VSS_43	D3
VSS 367	AE12	VSS 44	D4
VSS_368	AE13	VSS_45	D7
VSS 369	AE14	DDR_CH1_WCK0N_C	D8
VSS 370	AE15	DDR_CH1_DQ8_C	D10
VSS_371	AE16	VSS_46	D11
VSS 372	AE19	DDR_CH1_DM1_C	D13
VSS_373	AE20	VSS_47	D14
VSS 374	AE22	VSS_48	D15
VSS 375	AE23	DDR_CH1_DQ7_C	D16
VSS 376	AE24	DDR_CH1_DQ6_C	D17
VSS 377	AE25	VSS_49	D18
VSS_378	AE26	VSS_50	D19
VDD CPU LIT 9	AE27	DDR_CH1_CKB_C	D21
VSS 379	AE38 AE39	VSS_51 DDR_CH1_CKB_D	D22 D23
VSS 380 VSS 381	AE39 AE40	DDR_CHI_CKB_D DDR_CHI_DQ4_D	D23
EMMC D7/FSPI CS1N M0/GPIO2 D7 u	AE40 AE41	VSS_52	D25
ETHIO_DIJIOTI_COIN_PIO/ORIOZ_DI_d		1	

Pink				
DRI. CHO. DOTA A72 DOTA DOTA DOTA DOTA DOTA DOTA A72 DOTA DOTA		Pin		Pin
YES 187				
DOB. CHO. DOZY A				
DBR_CHO_DQI3.A	VSS_382			
DR.CHI DQIST DR.C				
VSS 383				
NSS 386				
193_100	VSS_383	AF6	DDR_CH1_DQS1P_D	D36
MSS 385	VSS 384	AF7	VOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PW	D38
VSS 386	_			
METER PRINCE TRANSPORTION DATE				
VPD_LOGIC_5				
NOL DIGIC 6				
VSS 388				
VSS 389 AF12 DDR CHO WCKIP B 8 VSS 390 AF19 DDR CHO WCKIP B 64 VSS 391 AF20 VSS 59 65 VSS 393 AF20 VSS 59 66 VSS 395 AF22 VSS 60 69 VSS 395 AF28 VSS 60 61 VSS 395 AF29 VSS 60 61 VSS 395 AF29 VSS 60 61 VSS 395 AF29 VSS 60 61 VSS 395 AF31 VSS 60 61 VSS 398 AF31 VSS 60 61 VSS 400 AF32 ODR CHI DMQ C 61 VSS 401 AF32 ODR CHI DMQ C 612 VSS 401 AF32 OSR 60 62 VSS 403 AF33 VSS 60 60 612 VSS 404 AF34 VSS 60 60 62 VSS 403 AF38 VSS 60 60 62 VSS 404 AF39 VSS 60				
VSS 390 AF19 DDR. CHO, WCKIN, B 64 VSS 391 AF20 VSS 577 65 VSS 392 AF21 VSS 58 66 VSS 393 AF21 VSS 58 66 VSS 395 AF28 VSS 60 62 VSS 395 AF28 VSS 60 62 VSS 397 AF30 DOR CHI, DOI 3 C 612 VSS 398 AF31 VSS 62 612 VSS 398 AF31 VSS 60 612 VSS 400 AF31 VSS 61 612 VSS 401 AF34 VSS 65 612 VSS 401 AF34 VSS 65 61 619 VSS 401 AF34 VSS 66 619 619 VSS 401 AF34 VSS 66 619 619 VSS 403 AF38 VSS 68 62 619 VSS 403 AF38 VSS 68 62 621 VSS 404 AF39 VSS 68 62 621 <				
VSS 391 AP20 VSS 57 E5 VSS 393 AP21 VSS 589 E6 VSS 393 AP26 VSS 590 E8 VSS 393 AP20 VSS 591 E8 VSS 395 AP30 VSS 61 E10 VSS 396 AP30 VSS 62 E11 VSS 398 AP31 VSS 63 E16 VSS 399 AP32 DDR CHI DMD C E17 VSS 401 AP32 DDR CHI DMD C E17 VSS 401 AP32 DDR CHI DMD C E17 VSS 401 AP33 VSS 63 E6 VSS 402 AP37 DDR CHI DMD C E17 VSS 402 AP37 DDR CHI DQL C E20 VSS 403 AP38 VSS 66 E21 VSS 404 AP39 VSS 67 E21 VSS 405 AP39 VSS 67 E22 VSS 403 AP39 VSS 67 E21 VSS 407 AP39 VSS 67 E21				
March Marc				
NSS 393				
VSS 394 A727 VSS 60 89 VSS 395 A728 VSS 621 E10 VSS 396 A729 VSS 621 E11 VSS 397 A730 VSS 621 E11 VSS 398 A732 DNC CHILDOIL C E11 VSS 400 A732 DNC CHILDOIL C E18 VSS 401 A732 DNC CHILDOIL C E18 VSS 401 A733 VSS 64 E18 VSS 403 A732 DNC CHILDOIL C E20 VCCOD TV A735 DNC 640 E01 VSS 403 A738 VSS 68 E22 VSS 403 A738 VSS 68 E22 VSS 405 A740 DNC CHILDOIL D E22 VSS 406 A741 VSS 70 E30 VSS 406 A741 VSS 70 E30 DNC CHO RESET A A61 VSS 72 E33 VSS 406 A741 VSS 70 E30 VSS 407 A63 VSS 72 E33 </td <td></td> <td></td> <td></td> <td></td>				
SSS 395				
VSS 396				
SSS 397				
SSS 398				
SSS 399				
VSS. 400 AF33 VSS 65 E18 RESERVED AF36 DDR, CH1, DD1, C E20 VSS. 401 AF36 DDR, CH1, DD1, C E20 VSS. 402 AF36 DDR, CH1, DD1, C E20 VSS. 403 AF37 VSS 66 E21 VSS. 404 AF39 VSS 69 E23 VSS. 405 AF40 DDR, CH1, DQ10, D E23 VSS. 406 AF41 VSS 70 E30 DDR, CHO, RESET, A AG1 VSS 70 E30 DDR, CHO, ASA AG2 DDR, CH1, DQ11, D E32 VSS, 409 AG4 VSS 77 E31 VSS, 409 AG4 VSS 73 E34 VSS, 409 AG5 VSS 72 E33 VSS, 411 AG7 VSS 77 E33 VSS, 412 AG8 AVSS 27 E34 VSS, 413 AG1 AC2 DDR, CH1, DQ11, D E32 VSS, 414 AG8 AC4 VSS 73 E34 VSS, 41				
KSS, 401 AF34 VSS 65 E19 VCCIOS IVB AF36 NSS 66 E21 VCCIOS IVB AF36 VSS 60 E21 VSS 402 AF37 VSS 67 E23 VSS 403 AF38 VSS 68 E25 VSS 404 AF39 VSS 69 E25 VSS 405 AF31 VSS 69 E25 VSS 406 AF41 VSS 70 E30 DDR CHO RESET A AG1 VSS 71 E31 DDR CHO AS A AG2 DDR CHO DDI D E32 VSS 407 AG3 VSS 72 E33 VSS 408 AG4 VSS 73 E34 VSS 409 AG5 VSS 73 E34 VSS 411 AG6 VSS 75 E38 VSS 411 AG6 VSS 75 E38 VSS 411 AG6 VSS 75 E39 VSS 411 AG1 VSS 70 KG3 VSS 411 AG1 VSS 71 KG3 VSS 411<				
RESERVED				
AF36				
KSS, 400 AF37 VSS, 60 E23 VSS, 403 AF38 NSS, 68 E25 VSS, 405 AF40 DRC, HD, Q10, D E27 VSS, 405 AF40 DRC, CHI, DQ10, D E27 VSS, 406 AF41 VSS, 70 E30 DDC, CHO, RSET, A AG1 VSS, 70 E31 DDC, CHO, SA AG2 DDR, CHO, DQ11, D E32 VSS, 408 AG4 VSS, 73 E34 VSS, 409 AG5 VSS, 73 E34 VSS, 411 AG7 VSS, 75 E38 VSS, 412 AG8 AVS2, 2 E93 VSS, 413 AG16 DSS, 75 E38 VSS, 414 AG16 DSC, 101, LPA/SX, CKEI, LPS, CS1, B F1 VSS, 415 AG16 DCR, CHO, LPA/AX, CKEI, LPS, CS1, B F1 VSS, 416 AG16 DCR, CHO, LPA/AX, CKEI, LPS, CS1, B F1 VSS, 418 AG21 VSS, 77 F3 VSS, 419 AG22 VSS, 84 F3				
VSS 403 A738 VSS 69 E27 VSS 404 A739 VSS 69 E27 VSS 405 A740 DDR, CHI, DQ10, D E29 VSS 406 A741 VSS 70 E30 DDR, CHO, RESET A AG1 VSS 71 E31 DDR, CHO, AS A AG2 DDR, CHI, DQ10, D E32 VSS 408 AG3 VSS 73 E33 VSS 409 AG3 VSS 73 E34 VSS 401 AG5 VSS 73 E33 VSS 410 AG6 AVS 73 E33 VSS 412 AG8 AVS 2 E40 VSS 413 AG8 AVS 2 E40 VSS 414 AG16 DDR, CHI, DP4/4X, CKE1/LP5 CS1, B E41 VSS 415 AG17 VSS 77 E41 VSS 416 AG18 AVS 78 F1 VSS 417 AG19 VSS 77 F2 VSS 418 AG20 VSS 78 F3 VSS 419 AG21 VSS 78 F3				
VSS 404 AF39 VSS 695 AF40 DDR CHI DQI0 D E27 VSS 406 AF41 VSS 70 E30 DDR CHO RESET A AG1 VSS 71 E31 DDR CHO A5 A AG2 DDR CHI DQI1 D E32 VSS 407 AG3 VSS 72 E33 VSS 409 AG5 VSS 73 E34 VSS 409 AG5 VSS 74 E37 VSS 411 AG6 VSS 75 E38 VSS 411 AG6 VSS 75 E38 VSS 412 AG8 AVSS 2 E39 VSS 413 AG6 VSS 75 E38 VSS 415 AG6 AVSS 27 E31 VSS 416 AG16 AG17 VSS 77 E4 VSS 417 AG17 VSS 77 E4 VSS 418 AG26 VSS 78 E3 VSS 419 AG11 VSS 78 F4 VSS 420 AG21 VSS 88 F4 VSS 421 AG22 VSS 8				
KSS. 405 AF40 DDR, CHI, DQ10, D E29 DDR, CHO, RESET, A AG1 VSS. 70 E30 DDR, CHO, AS A AG2 DDR, CHI, DQ11, D E31 VSS. 407 AG3 VSS. 72 E33 VSS. 408 AG4 VSS. 73 E34 VSS. 409 AG5 VSS. 75 E38 VSS. 410 AG6 MSS. 75 E38 VSS. 411 AG7 VSS. 75 E38 VSS. 412 AG8 AVS. 21 AG8 AVS. 22 VSS. 413 AG15 PCIEZO 2. TRP/SATA30 2. TXP/USB30 SSTXP E40 VSS. 414 AG16 DRC. HOLDR/MX CKE1/LPS CS1. B F1 VSS. 415 AG17 VSS. 77 F2 VSS. 416 AG18 VSS. 79 F4 VSS. 418 AG20 VSS. 79 F4 VSS. 421 AG21 VSS. 80 F8 VSS. 422 AG23 VSS. 81 F9 VSS. 423 AG24 VSS. 81 F1 VS				
VSS_406 AF41 VSS_71 E30 DDR_CH0_RESET_A AG2 DDR_CHD_DQ1_D E31 DDR_CH0_RESET_A AG2 DDR_CH1_DQ1_D E32 VSS_407 AG3 VSS_72 E33 VSS_408 AG4 VSS_73 E34 VSS_409 AG5 VSS_74 E37 VSS_411 AG6 VSS_75 E38 VSS_411 AG6 VSS_76 E39 VSS_413 AG13 PCS_25 E40 VSS_413 AG15 PCIEZO_2 TXP/SATA30_2 TXP/USB30_SSTXP E41 VSS_413 AG15 DDR_CH0_LPJ/4K_CKEI_LPS_CSL_B F1 VSS_415 AG16 DDR_CH0_LPJ/4K_CKEI_LPS_CSL_B F1 VSS_417 AG18 VSS_79 F4 VSS_418 AG20 VSS_80 F8 VSS_419 AG21 VSS_81 F9 VSS_421 AG24 VSS_81 F1 VSS_422 AG24 VSS_88 F1 VSS_423 AG24				
DDR. CHO. AS. A				
DDR. CHO. A.S. A. A.G. DDR. CHI. DQ11_D E32				
VSS 407 AG3 VSS. 72 E33 VSS 409 AG5 VSS. 74 E37 VSS 410 AG6 VSS. 75 E38 VSS 411 AG7 VSS. 76 E39 VSS 412 AG8 AVS. 76 E39 VSS 413 AG15 PCIEZO Z. TXP/JSB30 SSTXP E41 VSS 414 AG16 DDR CHO LPJ/4X CKEI/LP5 CS1 B F1 VSS 415 AG17 VSS. 79 F4 VSS 416 AG18 VSS. 79 F4 VSS 417 AG19 VSS. 79 F4 VSS 419 AG21 VSS. 81 F9 VSS 420 AG21 VSS. 81 F9 VSS 421 AG22 VSS. 82 F10 VSS 423 AG24 VSS. 83 F13 VSS 424 AG24 VSS. 84 F11 VSS 425 AG24 VSS. 85 F15 VSS 426 AG31 VSS. 85 F15 VSS 427 AG32 VSS. 86 F11				
VSS 408 AG4 VSS, 73 E34 VSS 410 AG6 VSS, 75 E38 VSS 411 AG7 VSS, 76 E39 VSS, 412 AG8 AVS, 2 E40 VSS, 413 AG15 DPCEQ 2_TRP/SATA30_2_TXP/USB30_SSTXP E41 VSS, 414 AG16 DDR CHO_LP4/AX_CKE1/LP5 CS1_B F1 VSS, 415 AG17 VSS, 78 F3 VSS, 416 AG18 VSS, 79 F4 VSS, 417 AG19 VSS, 79 F4 VSS, 418 AG20 VSS, 80 F8 VSS, 419 AG21 VSS, 81 F9 VSS, 421 AG22 VSS, 82 F10 VSS, 422 AG24 VSS, 83 F13 VSS, 423 AG23 VSS, 83 F13 VSS, 424 AG28 VSS, 86 F14 VSS, 425 AG29 VSS, 86 F14 VSS, 426 AG31 DDR CHIL DQ3 C F20 VSS, 427 AG32 VSS, 89 <td></td> <td>AG2</td> <td></td> <td>E32</td>		AG2		E32
NSS 409				
VSS 410				
SSS 411				E37
SS 412				
VSS 413	VSS_411	AG7	VSS_76	E39
VSS 414	VSS_412	AG8		
VSS 415				
VSS 416		AG16		
VSS 417	VSS_415	AG17	VSS_77	F2
VSS 418 AG20 VSS 81 F8 VSS 419 AG21 VSS 81 F9 VSS 420 AG22 VSS 82 F10 VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 84 F14 VSS 423 AG25 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 86 F16 VSS 426 AG31 DDR CHL DQ3 C F20 VSS 427 AG31 DDR CHL DQ3 C F20 VSS 428 AG31 DDR CHL DQ3 C F20 VSS 429 AG34 VSS 99 F21 VSS 429 AG34 VSS 99 F22 VSS 430 AG35 VSS 91 F31 LITCPU AVS/SP13 CLK MZ/GPIO0 D3 u AG36 VSS 92 F33 LITCPU AVS/SP13 MYPDMO SDI1 M1/IZC5 SCL MO/UART1_CTSN_ MO/GPIO C5 u AG38 VSS 93 F34 VSS_431 AG40 VSS_95 F35 MIPL_CAMERA2_CLK_MO/SPDIFT_TX_M		AG18	VSS_78	F3
VSS 419	VSS_417	AG19	VSS_79	F4
VSS 420	VSS_418	AG20	VSS_80	F8
VSS 421 AG23 VSS 83 F13 VSS 422 AG24 VSS 85 F14 VSS 423 AG28 VSS 85 F15 VSS 424 AG28 VSS 86 F16 VSS 425 AG29 VSS 87 F19 VSS 426 AG31 DDR CHI_DQ3 C F20 VSS 427 AG32 VSS 88 F21 VSS 427 AG32 VSS 88 F21 VSS 428 AG33 VSS 89 F23 VSS 429 AG34 VSS 90 F29 VSS 429 AG34 VSS 90 F29 VSS 429 AG34 VSS 90 F29 VSS 430 AG37 VSS 93 F33 MITCPU AVS/SPI3 CLK M2/GPI00 D3 u AG37 VSS 93 F34		AG21	VSS_81	F9
VSS 422	VSS_420	AG22	VSS_82	F10
VSS 423	VSS_421	AG23	VSS_83	F13
VSS 424	VSS_422	AG24		F14
VSS 425	VSS_423	AG25	VSS_85	F15
VSS 426 AG31 DDR CH1_DQ3 C F20 VSS 427 AG32 VSS 88 F21 VSS 428 AG33 VSS 89 F23 VSS 429 AG34 VSS 90 F29 VSS 430 AG35 VSS 91 F31 PMIC SLEEP4/GPIO0_C2 d AG36 VSS 92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG36 VSS 92 F33 LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u AG37 VSS 93 F34 LIS1_SDID_M1/GPU_AVS/OURTO_TX_M0/I2C4_SCL_M2/PWM4 M0/GPIO0_CS_u AG38 VSS_94 F35 L251_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/JUART1_CTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d AG39 VSS_95 F36 WSS_431 AG40 WSS_95 F36 F36 VSS_431 AG40 WSS_96 F38 I2S1_SDI0_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO_D6_d AG42 VSS_96 F38 VSS_433 AH3 PCIE2O_2_REFCLKP F40 VSS_435 AH3 PCI	VSS_424	AG28	VSS_86	F16
VSS 427	VSS_425	AG29	VSS_87	F19
VSS 428		AG31	DDR_CH1_DQ3_C	F20
VSS_429				
VSS_430				F23
PMIC_SLEEP4/GPI00_C2_d				
LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u				
LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u	PMIC_SLEEP4/GPIO0_C2_d			F33
MO/GPIOO_C5_u		AG37	VSS_93	F34
MID MID		AG38	VSS 94	F35
M2/PWM7_IR_M0/SPI3_MISO_M2/GPI0O_D0_d		A030	V33_54	133
MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/SATA2_ACT_L ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO F37 ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO F37 ED_M1/I2C5_SDA_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_MS_		ΔG30	VSS 95	F36
VSS_431 AG40 ED_M1/I2C5_SDA_M3/UART1_RX_M1/PWM13_M2/GPIO 1_87 F37 I2S1_SDO1_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPIO D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40 VSS_433 AH3 PCIE2O_2_REFCLKP F41 VSS_435 AH5 PCIE2O_2_REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ10_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_10 AH13 VSS_101 G9 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21	M2/PWM7_IR_M0/SPI3_MISO_M2/GPIO0_D0_d	AGD3		1 30
1_B7_u 1_B7_u I2S1_SD01_M1/I2C0_SDA_M2/UART1_RX_M2/SPI3_MOSI_M2 /GPI00_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPI00_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40 VSS_433 AH3 PCIE20_2_REFCLKP F41 VSS_435 AH5 PCIE20_2_REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_105 G21				
AG41	VSS_431	AG40		F37
/GPIO0_D2_u AG41 VSS_96 F38 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d AG42 VSS_97 F39 VSS_432 AH2 AVSS_3 F40 VSS_433 AH3 PCIE20_2_REFCLKP F41 VSS_435 AH5 PCIE20_2_REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21			1_B7_u	
NSF100_D2_U		AG41	VSS 96	F38
VSS_432 AH2 AVSS_3 F40 VSS_433 AH3 PCIE20_2 REFCLKP F41 VSS_435 AH5 PCIE20_2 REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_433 AH3 PCIE20_2_REFCLKP F41 VSS_435 AH5 PCIE20_2_REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_435 AH5 PCIE20_2_REFCLKN F42 VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_105 G21			_	
VSS_436 AH7 DDR_CH0_DM1_B G2 VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_437 AH8 VSS_98 G3 VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_438 AH9 DDR_CH0_DQ10_B G4 VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_439 AH10 DDR_CH0_DQ8_B G5 VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VDD_LOGIC_7 AH11 VSS_99 G6 VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VDD_LOGIC_8 AH12 VSS_100 G8 VDD_LOGIC 9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VDD_LOGIC_9 AH13 VSS_101 G9 VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VDD_LOGIC_10 AH14 VSS_102 G10 VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VDD_LOGIC_11 AH15 VSS_103 G12 VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21				
VSS_440 AH16 VSS_104 G20 VSS_441 AH17 VSS_105 G21		AH14		G10
VSS_441 AH17 VSS_105 G21	VDD_LOGIC_11	AH15	VSS_103	G12
VSS_441 AH17 VSS_105 G21	VSS_440	AH16	VSS_104	G20
VDD_GPU_1 AH18 VSS_106 G22	VSS_441	AH17	VSS_105	G21
	VDD_GPU_1	AH18	VSS_106	G22

Pin Name				
VOD. GPU 3	Pin Name			
VEX. 109.1 VEX				
GOD LODIG 13				
YOD APU HIPS APPS				
SECTION SECTION STATE SECTION SECTION	VDD_LOGIC_13	AH24		G28
VSS. 442				
VSS_443				
APRIL				
MIST_STREET_OUT_TS				
18AU_T_18S_10D_T_2	_			
IDSI_MICK_MIJTAG_TCK_M7JZCL_SCL_M0JART2_TX_M0P	TSADC_TEST_OUT_TS	AH37		G38
CLEARLY CLOREON MORPHORS G		AH38		G39
State		AH39		G40
ISSISCIC TX. MIJTIGE_TMS_MIZICL_SCIA_MOUNTE_RX_MAND_				
NOPTICE NATION NOPTICE SET NATION NOTICE NATION				
ISSL SD00_MI/CPU_BIGO_MS/IZCO_SCL_MZ/IJANTO_CTSM/ AH412 DDR_CH0_LPM/AX_CKE0/LPS_CSO_B		AH40	DDR_CH0_A6_B	H1
USS SDI MI/NPI AVS/UARTO, RTSN/PWMS MI/SPIO CLK MO/SATA CP POD/GRIPO C6 u				
ISS_ISIL_MINNEU_AVS/IARTO_RTSN/PWMS_MI/SPI0_CLK		AH41	DDR_CH0_LP4/4X_CKE0/LP5_CS0_B	H2
MO/SATA CP POD/GRIDO C6 U				
DOR. CHO. DOQ. A A12		AH42		H3
DDR. CHID. DQI 2.A		Δ11		H4
DOR. CH. DQ1; 2 A				
NSS 449				
VSS 447	VSS_445			
VSS 447				
VSS_448				
USS 449				
USS 450				
USS_451				
NDD_LOGIC_14				
NDD GPU MEM 1				
NDD GPU 6	VSS_452	AJ16	VDD_LOGIC_1	H25
VDD_GPU_7				
VDD NPU MEM 3				
NOB. NPU. MEM 3				
VSS 453				
VSS 454				
NSS 455 AJ28 PDMI SDIT MI,SPIZ CSI, MOJGPIO1, A7 u H39 NSS 456 AJ29 AVSS AVSS T H40 NSS 457 AJ30 PCIE2D 0 TXP/SATA30 0 TXP H41 NSS 457 AJ31 PCIE2D 0 TXP/SATA30 0 TXP H41 NSS 457 AJ31 PCIE2D 0 TXP/SATA30 0 TXP H41 NSS 457 AJ31 PCIE2D 0 TXP/SATA30 0 TXP H41 NSS 458 AJ31 PCIE2D 0 TXP/SATA30 0 TXN H42 NSS 458 AJ34 NSS 19 AJ34 NSS 19 NSS 459 AJ38 NSS 120 AJ34 AJ35 NSS 459 AJ38 NSS 120 AJ36 AJ37 NSS 461 AJ36 AJ39 NSS 121 AJ36 NSS 461 AJ36 NSS 122 AJ37 NSS 462 AJ37 AJ37 AJ37 NSS 463 AJ39 NSS 120 AJ38 NSS 464 AJ40 NSS 122 AJ38 NSS 463 AJ41 NSS 123 AJ39 NSS 463 AJ41 NSS 124 AJ36 DDR CH0 DQ13 A AK3 NSS 126 AJ31 NSS 464 AK6 DDR CH1, VDD AT3 AT3 NSS 465 AJ40 NSS 129 AJ31 NSS 465 AJ40 NSS 129 AJ31 NSS 465 AJ40 AJ41 NSS 130 AJ41 NSS 465 AJ40 AJ41 AJ41 AJ41 NSS 465 AJ40 AJ41 AJ41 NSS 464 AJ40 AJ41 AJ41 NSS 465 AJ40 AJ41 AJ41				
VSS 456 AJ29 AVSS 7 H40 VSS 457 AJ30 PCIE20 0 TXP/SATA30 0 TXP H41 VDD LOGIC 15 AJ31 PCIE20 0 TXP/SATA30 0 TXN H42 VDD LOGIC 16 AJ32 DDR CHO LPH/4X CSO B J1 VCCIOS IV8 AJ34 VSS 119 J2 VSS 458 AJ35 DDR CHO LPH/4X CSO B J3 PMU 0V75 1 AJ36 DDR CHO DQ0 B J3 PMU 0V75 2 AJ37 DDR CHO DQ01 B J4 PMU 0V75 2 AJ37 DDR CHO DQ01 B J5 VSS 460 AJ39 VSS 120 J6 VSS 461 AJ40 VSS 122 J8 VSS 462 AJ41 VSS 123 J9 DDR CHO LP4/4X CKE0/LP5 CSO A AK1 VSS 123 J9 DDR CHO LD4/4X CKE0/LP5 CSO A AK1 VSS 123 J9 DDR CHO DQ13 A AK3 VSS 125 J12 DDR CHO DQ13 A AK3 VSS 125 J14 DDR CHO DQ1 A AK4 VSS 127 J15	VSS_454	AJ27		H38
VSS 457				H39
VDD LOGIC 15				
VDD_LOGIC_16				
VCCIO6 1V8				
VSS 458				
PMU 0775 1				
MMU 0V75 2				
VSS 461 AJ39 VSS 121 J7 VSS 461 AJ40 VSS 122 J8 VSS 462 AJ41 VSS 123 J9 DDR CH0 LP4/4X CKE0/LP5 CS0 A AK1 VSS 124 J10 VSS 463 AK2 VSS 125 J112 DDR CH0 DQ13 A AK3 VSS 125 J114 DDR CH0 DQ8 A AK3 VSS 126 J114 DDR CH0 DQ8 A AK3 VSS 128 J116 VSS 464 AK6 DDR CH1 VDD 1 J118 VSS 465 AK7 DDR CH1 VDD MIF 1 J120 NC AK9 VSS 129 J22 VCC102 AK10 VSS 130 J24 VCC102 V8 AK11 VSS 131 J26 HDMI/EPD TX0 VDD IO 1V8 AK11 VSS 131 J26 HDMI/EPD TX0 VDD LO 1V8 AK12 VDD LOGIC 2 J27 VDS LOGIC 17 AK15 VSS 133 J30 VDD GPU MEM 2 AK18 VSS 132 J39 VSS 466 <th< td=""><td></td><td></td><td></td><td>J5</td></th<>				J5
VSS 461	VSS_459	AJ38		J6
VSS 462				
DDR CH0 LP4/4X CKE0/LP5 CS0 A				
VSS 463				
DDR CH0 DQ13 A				
DDR CH0 DM1 A				
DDR CH0 DQ8 A				
VSS 465			VSS_128	
NC				
VCCIO2 AK10 VSS_130 J24 VCCIO2 1V8 AK11 VSS_131 J26 HDMI/eDP_TX0_VDD_IO_1V8 AK12 VDD_LOGIC_2 J27 VDD_LOGIC_17 AK15 VSS_132 J29 VSS_466 AK16 VSS_133 J30 VDD_GPU_MEM_2 AK18 VSS_134 J31 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_8 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQSIP_B K1 VSS_469 AK30 DDR_CH0_DQSIP_B K1 VSS_469 AK30 DDR_CH0_DQSIN_B K2 1251_LRCK_TX_MI/PWM0_MO/I2C2_SCL_MO/CANO_TX_MO/SP AK30 DDR_CH0_DQSIN_B				
VCCIO2 1V8				
HDMI/eDP_TX0_VDD_IO_IV8				
VDD LOGIC 17 AK15 VSS_132 129 VSS_466 AK16 VSS_133 130 VDD_GPU_MEM_2 AK18 VSS_134 131 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 136 VSS_467 AK22 AVSS_8 138 VDD NPU MEM 4 AK25 AVSS_9 139 VSS_468 AK26 AVSS_10 140 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN 141 VDD_NPU_3 AK28 PCIE20_0_RXN/SATA30_0_RXP 142 VDD_NPU_3 AK28 PCIE20_0_RXP/SATA30_0_RXP 142 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK30 DDR_CH0_DQS1N_B K2 VSS_470 AK40 VSS_135 K3 VSS_470 AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0				
VSS_466 AK16 VSS_133 J30 VDD_GPU_MEM_2 AK18 VSS_134 J31 VDD_GPU_8 AK21 PCIE20_SATA30_USB30_2_AVDD_0V85 J36 VSS_467 AK22 AVSS_8 J38 VDD_NPU_MEM_4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXN J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP AK30 DDR_CH0_DQS1N_B K2 VSS_470 AK40 VSS_135 K3 VSS_470 AK41 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138				
VDD GPU 8				
VSS_467 AK22 AVSS_8 J38 VDD NPU MEM 4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0CS1P_B K2 K3 VSS_470 AK40 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_472 AL4 VSS_140 K11				
VDD NPU MEM 4 AK25 AVSS_9 J39 VSS_468 AK26 AVSS_10 J40 VDD NPU_1 AK27 PCIE20_0_RXP/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1P_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_NB K2 K3 VSS_470 AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS_468 AK26 AVSS_10 J40 VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VDD_NPU_1 AK27 PCIE20_0_RXN/SATA30_0_RXN J41 VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0C_ST_M0/CAN0_TX_M0/SP_I0C_ST_M0/PCIE20X1_1_PERSTN_M0/GPI00_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VDD_NPU_2 AK28 PCIE20_0_RXP/SATA30_0_RXP J42 VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VDD_NPU_3 AK29 DDR_CH0_DQS1P_B K1 VSS_469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP_I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS 469 AK30 DDR_CH0_DQS1N_B K2 I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_M0/SP I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 VSS_135 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
I0_CS1_M0/PCIE20X1_1_PERSTN_M0/GPIO0_B7_d AK39 V3S_133 K3 VSS_470 AK40 VSS_136 K6 MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12	VSS_469			
VSS 470		AK30	VSS 135	КЗ
MIPI_CSI0_D1P AK41 VSS_137 K7 MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
MIPI_CSI0_D1N AK42 DDR_CH0_VDDQ_CK_1 K9 DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
DDR_CH0_A3_A AL2 VSS_138 K10 VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS_471 AL3 VSS_139 K11 VSS_472 AL4 VSS_140 K12				
VSS 472 AL4 VSS_140 K12				

Pin Name	Pin	Pin Name	Pin
HDMI/eDP_TX0_VDD_CMN_1V8	AL14	VSS_142	K17
AVSS_24 VSS 474	AL15 AL16	DDR_CH1_VDD_2 DDR_CH1_VDD_MIF_2	K18 K20
VDD GPU MEM 3	AL18	VSS 143	K20
VDD GPU 9	AL21	VSS_144	K23
VSS_475	AL22	VSS_145	K25
VDD_NPU_4	AL28	VSS_146	K26
VDD_NPU_5	AL29	VDD_CPU_BIG0_MEM_1	K27
VDD_NPU_6	AL30	VDD_CPU_BIG0_MEM_2	K28
VDD_LOGIC_18	AL31	VDD_CPU_BIGO_MEM_3	K29
VCCIO6_1 VSS 476	AL33 AL35	VDD_CPU_BIG0_MEM_4	K30 K31
I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_RX_M0	AL35	VSS_147	K31
/I2C4_SDA_M2/DP0_HPDIN_M1/GPIO0_C4_d	AL38	VSS_148	K32
I2S1_SDO2_M1/PDM0_SDI2_M1/PWM3_IR_M0/I2C1_SCL_M2/ CAN2_RX_M1/HDMI_TX0_SDA_M1/SPI3_CS0_M2/SATA_CPDE	AL39	VSS_149	K33
T/GPIO0_D4_u I2S1_SDI2_M1/PDM0_SDI0_M1/I2C6_SDA_M0/UART1_RTSN_ M2/PWM6_M0/SPI0_MISO_M0/GPIO0_C7_d	AL40	AVSS_11	K34
MIPI CSIO DON	AL41	AVSS 12	K35
MIPI_CSI0_D0N	AL41	AVSS_12	K36
DDR_CH0_ZQ_A	AM1	AVSS_14	K37
DDR_CH0_A6_A	AM2	AVSS_15	K38
VSS_477	AM4	AVSS_16	K39
VSS_478	AM5	AVSS_17	K40
HDMI/eDP_TX0_VDD_0V75_1	AM13	PCIE20_0_REFCLKN	K41
AVSS_25	AM14	DDR_CH0_A5_B	L1
AVSS_26	AM15	VSS_150	L2
VSS_479 VSS 480	AM16 AM17	VSS_151 VSS_152	L3 L5
VDD_GPU_10	AM21	VSS 153	L6
VDD GPU 11	AM22	DDR CH0 VDDQ CK 2	L9
VSS_481	AM23	VSS_154	L10
VSS_482	AM25	VSS_155	L11
VSS_483	AM27	VSS_156	L12
VDD_NPU_7	AM30	VSS_157	L14
VSS_484	AM31	DDR_CH1_PLL_AVDD1V8	L15
VSS_485	AM32	DDR_CH1_VDD_3	L18
VCCIO6_2	AM33	DDR_CH1_VDD_MIF_3	L20
MIPI_CSI0_AVCC1V8 MIPI_CSI0_AVCC0V75	AM35 AM37	VSS_158 VSS 159	L22 L23
PMIC_SLEEP3/GPIO0_C1_d	AM38	VSS_160	L23
I2S1 SD03 M1/CPU BIG1 AVS/I2C1 SDA M2/CAN2 TX M1/	APIJO	V33_100	LZ4
HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWITCH/GPI00_ D5_u	AM39	VSS_161	L32
I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_SDA_M0	AM40	VSS_162	L33
/CANO_RX_M0/SPIO_MOSI_M0/GPIOO_CO_d VSS 486	AM41	AVSS 18	L34
DDR_CHO_DQS0P_A	AN1	AVSS 19	L35
DDR_CH0_DQS0N_A	AN2	VSS 163	L36
		MIPI_CAMERA3_CLK_M0/I2C8_SCL_M2/UART1_RTSN_M	L37
VSS_487 DDR_CH0_DQ10_A	AN3 AN4	1/PWM14_M2/GPIO1_D6_u MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/I2C5_SCL_M3/	L37
DDR_CH0_DQ9_A	AN5	UART1_TX_M1/GPIO1_B6_u I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M2/SPI4_CS0_ M2/GPIO1_A3_d	L39
VSS_488	AN6	PCIE20X1_1_WAKEN_M2/I2C2_SCL_M4/UART6_TX_M1/ SPI4_MOSI_M2/GPI01_A1_d	L40
VSS_489	AN7	AVSS_20	L41
OTP_VDDOTP_0V75	AN8	PCIE20_0_REFCLKP	L42
HDMI/eDP_TX0_AVDD_0V75	AN10	DDR_CH0_LP4/4X_CS1_B	M1
AVSS_27	AN11	VSS_164	M2
HDMI/eDP_TX0_VDD_0V75_2	AN12	VSS_165	M5
AVSS_28	AN13	DDR_CH0_VDDQ_CKE_1	M6 M7
AVSS_29 AVSS_30	AN14 AN15	DDR_CH0_VDDQ_CKE_2 VSS_166	M7 M8
VSS_490	AN17	VSS 167	M9
AVSS_31	AN18	VSS_168	M10
VDD_GPU_12	AN21	VSS_169	M12
VDD_GPU_13	AN22	VSS_170	M14
VSS_491	AN23	DDR_CH1_PLL_DVDD	M16
VSS_492	AN25	VSS_171	M17
VDD_NPU_8	AN30	VSS_172	M19
VSS_493 VSS_494	AN31 AN32	VSS_173 VSS_174	M21 M22
VSS_494 VSS_495	AN32 AN33	VSS_174 VSS_175	M22 M23
VSS_496	AN34	VDD_CPU_BIGO_1	M24
VSS_497	AN35	VDD_CPU_BIGO_2	M25
VSS_498	AN37	VDD_CPU_BIG0_3	M28
VSS_499	AN38	VDD_CPU_BIGO_4	M29
VSS_500	AN39	VDD_CPU_BIG0_5	M30
VSS_501	AN40	AVSS_21	M33
MIPI_CSIO_CLKON	AN41	AVSS_22	M34
MIPI_CSIO_CLKOP	AN42	VSS_176	M35
VSS_502	AP2	VSS_177	M36
VSS_503	AP5	PDM1_CLK1_M1/SATA0_ACT_LED_M1/UART4_TX_M2/S PI0_CLK_M2/GPI01_B3_d	M37
1	1		-

Pin Name				
APS P. C.	Pin Name	Pin		Pin
APS 3.17 AP7	VSS 504	AP6		M38
ANSS. 31 ARS. 33 ARS. 33 ARS. 33 ARS. 34 ARS. 35 ARS. 36 ARS. 37 ARS. 38 ARS. 38 ARS. 37 ARS. 37 ARS. 38 ARS. 37 ARS. 37 ARS. 38 ARS. 37 ARS. 38 ARS. 37 ARS. 38 ARS. 37 ARS. 37 ARS. 38 ARS. 37 ARS. 38 ARS. 39 ARS. 38 ARS. 39 ARS. 38 ARS. 39 ARS. 38 ARS. 39 ARS. 38 ARS. 38 ARS. 39 ARS. 38 AR	11-11		_	
AYSS_33	AVSS_32	AP7		M39
APS_35	AVSS 33	AP8		M40
MYSS_35				
ANSE 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 38 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 39 API 10 MORE CRID DOR B 1 M1 AVES 30 AVES 40 AV	AVSS_34	AP9		M41
APE	AVICE 3E	AD10	I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_	MAD
AYSS 37 AYS 47 AYS 57 AYS 57 AYS 50 A		APIU	M2/SPI4_CS0_M0/GPIO1_C3_d	1442
APIB				
AYSS 38 AP2C AVD 1V8 AP22 DOR, CHO, DQ15, B NS ARADC, AVD 1V8 AP23 DOR, CHO, DQ15, B NS AP3				
SARADE AVED 2V8				
MSS 505				
VSS 506				
NPS 19				
APS1				
AVSS 40				
VSS 507				
VSS 508				
VSS. 590				
VSS. 510				
VSS_511				
VSS. 512				
AP40				
MIPI CSID 03P				
MIPT CISTO 319				
SDMMC_CLK/PPML_CILX, M0/TEST_CLKQUT_M0/MCU_JTAC_T N35 N8 M0/CAND RX_M1/JUARTS_TX_M0/FIND_QS_JAC_T N36 N8 M0/CAND RX_M1/JUARTS_TX_M1/FIND_M1/GEND_L N36				
MS MD/CAND RK MI/LARTS TX MD/CRID4 DS d				
STZ_RX_MI/PWM9_M1/GPI04_DI_U	MS_M0/CAN0_RX_M1/UART5_TX_M0/GPIO4_D5_d	AR1	OSC_1V8_1	N35
VSS_514		AR2	OSC_1V8_2	N36
USS_S15		ΔR3	PMUIO1 1V8 1	N37
DDR. CHO, WCKOP, A				
DDR. CHO, WCKOP A				
APS_41				
AVSS 42				
AYSS 43 AYSS 44 AYSS 44 AYSS 45 AYSS 45 AYSS 45 AYSS 46 AYSS 46 AYSS 47 AYSS 47 AYSS 47 AYSS 47 AYSS 47 AYSS 47 AYSS 48 AYSS 49 AYSS 517 AYSS 49 AYSS 49 AYSS 519 AYSS 519 AYSS 519 AYSS 519 AYSS 519 AYSS 519 AYSS 49 AYSS 49 AYSS 49 AYSS 49 AYSS 49 AYSS 49 AYSS 519 AYSS 49 AYSS 519 AYSS 510 AYSS 49 AYSS 510 AYSS 49 AYSS 510 AYSS 510 AYSS 510 AYSS 49 AYSS 510 AYSS 49 AYSS 510 AYSS 49 AYSS 510 AYSS 510 AYSS 510 AYSS 49 AYSS 510 AYSS 49 AYSS 510 AYSS 511 AYSS 511 AYSS 511 AYSS 511 AYSS 512 AYSS 511 AYSS 512 AYSS 512 AYSS 513 AYSS 514			1_z	
TypeCo				
ARSS 44				
AVSS. 45 ANSS. 46 ANSS. 46 AR22 DDR. CHO. DQQ. B P5 TYPECO. DPO. VDDH. 1V8 AR23 AR25 AR25 AR26 AR27 AR27 AR27 AR27 AR28 AR29 VSS. 193 P6 AR29 VSS. 194 P7 MIPL DC. PHYL. VDD AR27 AR29 AR29 AR29 AR29 VSS. 195 P8 MIPL DC. PHYL. VDD AR30 VSS. 196 P9 MIPL DC. PHYL. VDD AR30 AR30 VSS. 196 P9 MIPL DC. PHYL. VDD AR34 AR35 AR36 VSS. 197 P12 MIPL DC. PHYL. VDD AR34 AR37 AR36 AR37 AR37 AR37 AR37 AR38 VSS. 197 P12 MIPL DC. PHYL. VDD AR38 AR38 AR39 VSS. 198 P16 GMACI. TXD3/SDIO DL MI/IZS3. SCILK/AUDDSM. LNI/FSPI_ DZ AR37 AR37 AR38 AR38 VSS. 198 P16 GMACI. TXD3/SDIO DL MI/IZS3. SCILK/AUDDSM. LNI/FSPI_ DZ AR37 AR38 AR38 VSS. 199 P17 AR38 VSS. 199 P18 GMACI. TXD3/SDIO DL MI/IZS3. ACILK/FSPI_ DQ. M2/IZC6_S DA MA(PWMI1_IR, MO/SPI4_MOSI_MI/GPI03_A1 AR37 AR38 VSS. 200 P18 GMACI. TXD3/SDIO DL MI/IZS3. ACILK/FSPI_ DQ. M2/IZC6_S DA MA(PWMI0_MO/SPI4_MISO MI/GPI03_A0 u AR39 VSS. 199 VSS. 201 P19 WM9 MO/CPIO3 BO u VSS. 518 AR40 VSS. 202 P25 SDIMMC_ D3/PDMI_SDIO_MO/ITAG_TMS_MO/IZC8_SDA_MO/UA AR11 VSS. 203 P26 AR39 VSS. 209 P37 DR CHO WCKIN A AR37 AR37 AR38 AR39				
AVSS. 46 AVSS. 47 AVSS. 48 AVSS. 47 AVSS. 48 AVSS. 47 AVSS. 48 AVSS. 47 AVSS. 48 AVSS. 48 AVSS. 49 AVSS. 47 AVSS. 48 AVSS. 49 AVSS. 47 AVSS. 48 AVSS. 47 AVSS. 47 AVSS. 48 AVSS. 48 AVSS. 48 AVSS. 48 AVSS. 48 AVSS. 59 AVSS. 49 AVSS. 59 AVSS. 51 AVS				
AR23				
AVSS. 47				
MIPI_D/C_PHYI_VDD				
MIPI_D/C_PHY0_VDD_ 1V8_1				
MIPI_D/C_PHY0_VDD				
MIPI_D/C_PHY1_VDD_1V2_1				
MIPI_D/C_PHY0_VDD_1V2_2				
GMAC1_PPSTRIGI2C3_SDA_M1/UART7_TX_MI/SPI1_MISO_M AR36			_	
		AK35	VDD_VDENC_1	P15
CMACI_TXD3/SDIO_DI_M1/I2S3_SCLK/AUDDSM_LN/FSPI_D2 M2/IZC6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPI03_A1 AR37 VSS_199 P17 W2/IZC6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPI03_A1 AR38 VSS_200 P18 DA_M4/PWM10_M0/SPI4_MISO_M1/GPI03_A0 AR38 VSS_200 P18 DA_M4/PWM10_M0/SPI4_MISO_M1/GPI03_A0 AR39 VSS_201 P19 WMS_M0/GPI03_B0 P18 DA_M4/PWM10_M0/SPI4_MISO_M1/GPI03_A0 AR40 VDD_CPU_BIGO_8 P23 VSS_516 AR40 VDD_CPU_BIGO_8 P23 VSS_517 AR41 VSS_202 P25 SDMMC_D3/PDM1_SDIO_M0/JTAG_TMS_M0/IZC8_SDA_M0/UA AT1 VSS_203 P26 P27 VSS_518 AT2 VSS_204 P27 P27 DDR_CHO_WCK1N_A AT3 VSS_205 P28 DDR_CHO_WCK1N_A AT3 VSS_205 P28 DDR_CHO_WCK1N_A AT3 VSS_205 P28 DDR_CHO_WCK1N_A AT3 VSS_206 P29 VSS_519 AT5 VSS_207 P30 VSS_519 AT5 VSS_207 P30 VSS_520 AT6 VSS_208 P31 AVSS_49 AT8 VSS_209 P32 AVSS_49 AT8 VSS_209 P33 AT10 VSS_211 PDM0_SDIO_M0/SPI1_CSI_M2/GPI01_D5_d P38 USB20_DVDD_0V75_2 AT12 AT11 PDM0_SDIO_M0/SPI1_CSI_M2/GPI01_D5_d P38 USB20_DVDD_0V75_2 AT12 AT11 PDM0_SDIO_M0/SPI1_CKI_M2/GPI01_D5_d P38 USB20_AVDD_1V8_1 AT13 USS_20D_OVDD_M0/SPI1_CKI_M2/GPI01_D5_d P38 USB20_AVDD_1V8_1 AT14 I2SO_SDO0/IZC4_SCL_M4/UART4_CTSN/GPI01_C7_d P40 USS_511 AT18 VSS_512 AT18 VSS_512 AT18 VSS_512 AT18 VSS_512 AT18 VSS_512 AT18 VSS_512 AT19 VSS_513 AT19 VSS_514 AT20_VSS_514 AT21 DDR_CHO_DDQ_2 R10 R8 AVSS_53 AT21 DDR_CHO_DDQ_2 R10 AT15 DDR_CHO_DDQ_2 R10 AVSS_54 AT21 DDR_CHO_DDQ_2 R10 AVSS_54 AT21 DDR_CHO_DDQ_2 R10 AT15 DDR_CHO_DDQ_2 R10 AVSS_54 AT21 DDR_CHO_DDQ_2 R10 AT15 DDR_CHO_DDQ_2 R10 A		AR36	VSS_198	P16
MZ1/226_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPI03_A1				
MACI_TXD2/SDIO_DO_MI_II2S3_MCLK/FSPL_DO_M2/I2C6_S DA_M4/PWMIO_MO/SPI4_MISO_MI/GPIO3_AO_u AR38		AR37	VSS_199	P17
DA M4/PWM10 M0/SPI4 MISO M1/GPI03 A0 U	_u			
DA M4/PWMID MUSPI4 MISO MI/GPIO3 AU U		VD38	VSS 200	D1 Q
WH9 MO/GPIO3 B0 u		ANJO	V33_200	110
WM9 M/GPIO3 BO U		ΔR39	VSS 201	P19
VSS 517				
SDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA AT1				
RTS RTSN M0/PWM10 M1/GPIO4 D3 u		AR41	VSS_202	P25
NEST NEST NUPPWINTO MIT/GPIO4 D3 U		AT1	VSS 203	P26
DDR CH0 WCK1N A				
DDR CH0 WCK1P A				
VSS 519 AT5 VSS_207 P30 VSS 520 AT6 VSS_208 P31 AVSS 48 AT7 VSS_209 P32 AVSS 49 AT8 VSS_210 P33 USB20 AVDD 3V3 AT10 VSS_211 P34 USB20 DVDD 0V75 1 AT11 PDM0_SDI0_M0/SPI1_CS1_M2/GPI01_D5_d P38 USB20_DVDD_0V75_2 AT12 I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPI01_C5_d P39 USB20_AVDD_1V8_1 AT13 I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d P40 USB20_AVDD_1V8_2 AT14 I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_C7_d P41 CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CA1_RX_M1/GPI04_B2_u AT15 DDR_CH0_A2_B R1 AVSS_50 AT16 DDR_CH0_A1_B R2 TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15				
NSS 520				
AVSS 48				
AT8				
USB20 AVDD 3V3				
USB20_DVDD_0V75_1				
USB20_DVDD_0V75_2				
USB20_AVDD_1V8_1				
USB20_AVDD_1V8_1 AT13 I2S0_SD03/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/ UART4_TX_M0/PWM0_M1/SPI1_CLK_M2/GPI01_D2_d P40 USB20_AVDD_1V8_2 AT14 I2S0_SD00/I2C4_SCL_M4/UART4_CTSN/GPI01_D2_d P41 CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ M1/CAN1_RX_M1/GPI04_B2_u AT15 DDR_CH0_A2_B R1 M1/CAN1_RX_M1/GPI04_B2_u AT16 DDR_CH0_A1_B R2 TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15	USB20_DVDD_0V75_2	AT12		P39
USB20_AVDD_1V8_1 USB20_AVDD_1V8_2 CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_ RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_ AVSS_50 AT16 DDR_CH0_A2_B R1 AVSS_51 AT18 VSS_212 R3 AVSS_52 AT19 AVSS_53 AT20 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 R2 R4 R5 R1 R2 R4 R5 R2 R4 R5 R4 R5 R5 R5 R6 R7 R6 R7 R7 R7 R7 R7 R7 R7	LICENSO AVED 11/0 1	AT12		D40
USB20_AVDD_1V8_2		A113		P40
CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_M1/CAN1_RX_M1/GPI04_B2_U AT15 DDR_CH0_A2_B R1 M1/CAN1_RX_M1/GPI04_B2_U AT16 DDR_CH0_A1_B R2 TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15	USB20_AVDD_1V8_2	AT14		P41
M1/CAN1_RX_M1/GPI04_B2_u AT16 DDR_CH0_A1_B R2 TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15	CIF_HREF/BT1120_D8/I2S1_SD01_M0/PCIE20X1_1_BUTTON_			
AVSS_50 AT16 DDR_CH0_A1_B R2 TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15	RSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_	AT15	DDR_CH0_A2_B	R1
TYPEC0_DP0_VDD_0V85 AT18 VSS_212 R3 AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15				
AVSS_51 AT19 VSS_213 R4 AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15				
AVSS_52 AT20 VSS_214 R8 AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15				
AVSS_53 AT21 DDR_CH0_VDDQ_2 R10 AVSS_54 AT22 VDD_VDENC_2 R15				
AVSS_54				
[AVSS_SS				
	AV55_55	A123	V55_215	K16

Pin Name	Pin	Pin Name	Pin
MIPI_D/C_PHY1_VREG	AT27	VSS_216	R20
AVSS_56	AT29	VSS_217 VDD_CPU_BIG0_9	R21
MIPI_D/C_PHY0_VDD_1V8_2 MIPI_D/C_PHY0_VREG	AT30 AT33	VDD_CPU_BIGU_9 VDD CPU_BIG0_10	R23 R24
VSS 521	AT36	VSS_218	R25
GMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_	AT37	VDD_CPU_BIG1_1	R26
GMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2 _M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u	AT38	VDD_CPU_BIG1_2	R27
GMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8 _RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d	AT39	VDD_CPU_BIG1_3	R28
GMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3 _M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u	AT40	VDD_CPU_BIG1_4	R29
MIPI_CSI0_D2P	AT41	VDD_CPU_BIG1_5	R30
MIPI_CSI0_D2N	AT42	VDD_CPU_BIG1_6	R31
SDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_ M1/UART5_RX_M0/PWM7_IR_M1/GPIO4_D4_u	AU1	VDD_CPU_BIG1_7	R32
VSS_522	AU2	VDD_CPU_BIG1_8	R33
VSS_523	AU3	VSS_219	R35
VSS_524	AU4	PMUIO1_1V8_2 I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C	R36
USB20_HOST1_REXT	AU6	12S0_SDIA_MU/DAR13_RA_MU/3F14_MISO_MU/GF101_C 0_z 12S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX	R38
TYPECO_USB2O_OTGO_REXT AVSS 57	AU7 AU8	MO/PWM1_M1/SPI1_CS0_M2/GPI01_D3_d VSS 220	R39 T2
CIF_D5/BT1120_D5/I2S1_SDI0_M0/I2C3_SDA_M2/UART3_TX			
_M2/SPI2_MOSI_M1/GPIO4_A5_d	AU15	VSS_221	T3
AVSS_58	AU16	VSS_222	T4
AVSS_59	AU18	DDR_CH0_VDDQ_3	T10
AVSS_60	AU19	DDR_CH0_VDD_1	T12
AVSS_61	AU21	DDR_CH0_VDD_2	T13
MIPI_CAMERAO_CLK_M0/SPDIF1_TX_M1/I2S1_SDO0_M0/SAT A2_ACT_LED_M0/I2C6_SCL_M3/UART8_RX_M0/SPI0_CS1_M1	AU22	VDD_VDENC_3	T15
/GPIO4_B1_u BT1120_D11/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPIO 4_B5_d	AU23	VSS_224	T16
AVSS 62	AU24	VSS 225	T17
AVSS 63	AU25	VSS 226	T18
AVSS_64	AU27	VSS 227	T20
AVSS_65	AU28	VSS_228	T21
AVSS_66	AU29	VSS_229	T24
CIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5 _SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u	AU30	VSS_230	T25
AVSS_67	AU31	VDD_CPU_BIG1_9	T26
CIF_D8/FSPI_CS0N_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS 0_M3/GPIO3_C4_u	AU34	VSS_231	T35
VSS_525	AU35	VSS_232	T36
VSS_526	AU38	VSS_233	T37
VSS_527 VSS 528	AU39	VSS_234	T38
MIPI_CSIO_CLK1P	AU40 AU41	VSS_235 VSS_236	T39 T40
MIPI_CSIO_CLK1P	AU41 AU42	XIN 24M	T41
SDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA RT5_CTSN_M0/GPIO4_D2_u	AV1	XOUT_24M	T42
SDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA RT2_TX_M1/PWM8_M1/GPIO4_D0_u	AV2	VSS_223	T7
DDR_CH0_DQS1N_A	AV3	DDR CH0 A0 A	U1
DDR_CH0_DQS1P_A	AV4	DDR_CH0_A0_B	U2
VSS_529	AV5	DDR_CH0_DQ0_B	U3
USB20_HOST0_DM	AV6	DDR_CH0_DQ6_B	U4
USB20_HOST1_DP	AV7	DDR_CH0_DQ3_B	U5
AVSS_68	AV8	VSS_237	U6
AVSS_69	AV9	VSS_238	U7
TYPECO_USB2O_VBUSDET	AV10	VSS_239	U8
SARADC_IN2 AVSS_70	AV11 AV12	DDR_CH0_VDD_4	U12 U13
SARADC IN3	AV12 AV13	DDR_CH0_VDD_4 VDD_VDENC_4	U15
AVSS 71	AV13 AV14	VSS 240	U16
AVSS_72	AV14 AV15	VSS_241	U17
AVSS_73	AV16	VSS_242	U18
CIF_D6/BT1120_D6/I2S1_SDI1_M0/I2C5_SCL_M2/UART3_RX _M2/SPI2_CLK_M1/GPIO4_A6_d	AV18	VSS_243	U20
CIF_D0/BT1120_D0/I251_MCLK_M0/PCIE20X1_1_CLKREQN_M 1/UART9_RTSN_M1/SPI0_MISO_M1/GPI04_A0_d	AV19	VSS_244	U21
AVSS_74	AV21	VSS_245	U22
BT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I 2C5_SDA_M1/SPI3_CLK_M1/GPIO4_B7_u	AV22	VSS_246	U23
CIF_VSYNC/BT1120_D9/I2S1_SDO2_M0/PCIE20X1_2_BUTTON _RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/CAN1 _TX_M1/GPIO4_B3_u	AV23	VSS_247	U24
AVSS_75	AV25	VSS_248	U25
CIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE20X1_1_PERSTN	AV26	VDD_CPU_BIG1_10	U26
M1/SPIO CLK M1/GPIO4 A2 d CIF_CLKOUT/BT1120_D10/I2S1_SD03_M0/DP0_HPDIN_M0/SP DIFO_TX_M1/IJAPT9_TX_M1/PWM11_IR_M1/GPIO4_R4_II	AV27	I2S0_SCLK_RX/PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_	U35
DIF0_TX_M1/UART9_TX_M1/PWM11_IR_M1/GPIO4_B4_u AVSS_76	AV29	IR_M2/SPI4_CS1_M0/GPI01_C4_d I2S0_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/	U36
CIF_D10/SPI3_MISO_M3/GPIO3_C6_u	AV30	SPI4_CLK_M0/GPI01_C2_d I2S0_SD01/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_	U37
		M2/GPIO1_D0_d	

Pin Name	Pin	Pin Name	Pin
HDMI_TX0_HPD_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0 _CS0_M3/GPIO3_D4_d	AV31	I2S0_SD02/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/ UART6_RX_M2/SPI1_MOSI_M2/GPI01_D1_d	U38
AVSS_77	AV32	VSS 249	U39
AVSS_78	AV33	VSS_250	U40
CIF_D9/FSPI_CS1N_M2/CAN2_TX_M0/UART5_RX_M1/SPI3_CS	AV34	VSS_251	U41
1_M3/GPIO3_C5_u GMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u		_	
VSS 530	AV35 AV36	DDR_CH0_CKB_B DDR_CH0_CK_B	V1 V2
ETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/			
GPIO3_A6_d	AV37	VSS_252	V3
GMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERAO_CLK_M1/FSPI_	AV38	DDR_CH0_DM0_B	V5
CLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d	AV30	BBIC_CHO_BINO_B	• • •
GMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_ M1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d	AV39	VSS_253	V6
GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1/PWM			
14_M0/SPI1_CS0_M1/GPI03_C2_d	AV40	VSS_254	V7
VSS_531	AV41	VSS_255	V8
VSS_532	AW3	DDR_CH0_VDDQ_4	V10
VSS_533	AW4	DDR_CH0_VDD_MIF_1	V12
USB20_HOST0_REXT	AW5	DDR_CH0_VDD_MIF_2	V13
USB20_HOST0_DP USB20_HOST1_DM	AW6 AW7	DDR_CH0_VDD_MIF_3 VSS_256	V14 V16
AVSS 79	AW8	VSS_257	V10 V17
AVSS_80	AW9	VSS_258	V17
TYPECO_USB20_OTG_ID	AW10	VSS_259	V23
TYPEC0_DP0_REXT	AW11	VSS_260	V24
AVSS_81	AW12	VSS_261	V25
SARADC_IN5	AW13	VDD_CPU_BIG1_MEM_1	V26
AVSS_82	AW14	VDD_CPU_BIG1_MEM_2	V27
SARADC_INO_BOOT AVSS 83	AW15 AW16	VDD_CPU_BIG1_MEM_3 VDD_CPU_BIG1_MEM_4	V28 V29
AVSS_83 AVSS_84	AW16 AW17	VSS_262	V29 V30
CIF D1/BT1120 D1/I2S1 SCLK TX M0/PCIE20X1 1 WAKEN			
M1/UART9_CTSN_M1/SPI0_MOSI_M1/GPIO4_A1_d	AW18	VSS_263	V31
CIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/I2C3_SCL_M2/UART0 _RX_M2/SPI2_MISO_M1/GPIO4_A4_d	AW19	VSS_264	V32
AVSS_85	AW21	VSS_265	V33
BT1120_D12/SATA0_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/	AW22	VSS_266	V34
SPI3_MOSI_M1/GPIO4_B6_d	AVVZZ	V33_200	V 34
BT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2 C8_SCL_M3/SPI3_CS0_M1/GPIO4_C0_u	AW23	PMUIO2_1	V35
AVSS 86	AW25	PMUIO2 2	V36
CIF_D7/BT1120_D7/I2S1_SDI2_M0/I2C5_SDA_M2/SPI2_CS0_			
M1/GPIO4_A7_d	AW26	PMUIO2_1V8_1	V37
CIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/I2C6_SDA_M3/U	AW27	VSS_267	V38
ART8_TX_M0/SPI2_CS1_M1/GPIO4_B0_d AVSS 87	AW28	VSS 268	V39
AVSS 88	AW28 AW29	VSS 269	V40
MCU_JTAG_TMS_M1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1			
_M3/GPIO3_D5_d	AW30	TVSS	V41
CIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5_	AM21	NDOD	1/42
SDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_ u	AW31	NPOR	V42
AVSS 89	AW32	VSS 270	W2
AVSS_90	AW33	VSS_271	W5
GMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI	AW34	VSS_272	W7
O3_B2_d			
GMAC1_TXD0/I2S2_SD0_M1/UART2_RTSN/GPIO3_B3_u	AW35	VSS_273	W8
AVSS_91 GMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3	AW36	VSS_274	W9
RX M1/PWM13 M0/GPIO3 B6 d	AW37	DDR_CH0_VDDQ_5	W10
GMAC1_PPSCLK/UART7_RX_M1/SPI1_CLK_M1/GPIO3_C1_d	AW38	VDD_VDENC_5	W16
GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M1/PW	AW39	VDD_VDENC_MEM_1	W17
M15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d			
AVSS_92	AW40	VSS_275	W18
MIPI_DPHYO_RX_D3P/NO_USE MIPI_DPHYO_RX_D3N/MIPI_CPHYO_RX_TRIO2_C	AW41	VSS_276	W19
HDMI_TX0_SBDN/EDP_TX0_AUXN	AW42 AY1	VSS_277 VSS_278	W22 W23
AVSS_93	AY2	VSS_278 VSS_279	W23 W24
HDMI/eDP_TX0_REXT	AY3	VSS_280	W24
AVSS_94	AY4	VDD_LOGIC_3	W33
AVSS_95	AY5	REFCLK_OUT/GPIO0_A0_d	W38
AVSS_96	AY7	SPI2_MOSI_M2/I2CO_SDA_M0/GPIO0_A6_z	W39
AVSS_97	AY8	SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/ GPI00_B1_z	W40
TYPECO_USB20_OTG_DM	AY10	PMIC_SLEEP1/GPIO0_A2_d	W41
TYPECO_USB2O_OTG_DP	AY11	PMIC_INT_L/GPIO0_A7_u	W42
AVSS_99	AY12	DDR_CH0_A4_A	Y1
SARADC_IN1	AY13	DDR_CH0_LP4/4X_CS0_A	Y2
AVSS_100	AY14	VSS_281	Y3
SARADC_IN4	AY15	VSS_282	Y4
AVSS_101 AVSS_102	AY16 AY17	VSS_283 VSS 284	Y5 Y6
AVSS 102 AVSS 103	AY17 AY18	DDR_CH0_VDDQ_6	Y10
CIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/UART0_TX_M2/GPIO4	AY19		Y11
_A3_d		VSS_285	
AVSS_104	AY21	DDR_CH0_PLL_AVDD1V8	Y14
AVSS_105	AY22	VDD_VDENC_MEM_2	Y17
AVSS_106	AY23	VSS_286	Y18

Pin Name	Pin	Pin Name	Pin
AVSS_107	AY25	VSS_287	Y19
BT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_ TX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPIO4_ C1_d	AY26	VSS_288	Y22
CIF_D13/PCIE20X1_2_PERSTN_M0/UART4_TX_M1/PWM9_M2/ SPI0_MISO_M3/GPIO3_D1_d	AY27	VSS_289	Y23
AVSS_108	AY28	VSS_290	Y24
AVSS_109	AY29	PLL_DVDD0V75	Y26
CIF_D14/I2C7_SCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPI O3_D2_d	AY30	VSS_291	Y28
CIF_D15/I2C7_SDA_M2/UART9_CTSN_M2/PWM10_M2/SPI0_C LK_M3/GPIO3_D3_d	AY31	VSS_292	Y29
AVSS_110	AY32	VSS_293	Y30
AVSS_111	AY33	VSS_294	Y31
GMAC1_PTP_REF_CLK/I2C3_SCL_M1/SPI1_MOSI_M1/GPI03_B 7_d	AY34	VSS_295	Y32
GMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M 1/PWM12_M0/GPIO3_B5_u	AY35	VDD_LOGIC_4	Y33
AVSS_112	AY36	PMUIO2_1V8_2	Y37
AVSS_113	AY37	SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z	Y38
AVSS_114	AY39	SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPI00_A5_ d	Y39
MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C	AY40	EMMC_D1/FSPI_D1_M0/GPIO2_D1_u	Y40
AVSS_115	AY41	EMMC_D0/FSPI_D0_M0/GPIO2_D0_u	Y41
MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B	AY42		

Chapter 3 Electrical Specification

3.1 Absolute Ratings

The below table provides the absolute ratings.

Absolute maximum or minimum ratings specify the values beyond which the device may be damaged permanently. Long-term exposure to absolute maximum ratings conditions may affect device reliability.

Table 3-1 Absolute ratings

Parameters	Related Power Group	Min	Max	Unit
Supply voltage for CPU	VDD_CPU_BIG0 VDD_CPU_BIG1 VDD_CPU_LIT	-0.3	1.1	V
Supply voltage for CPU memory	VDD_CPU_BIG0_MEM VDD_CPU_BIG1_MEM VDD_CPU_LIT_MEM	-0.3	1.1	V
Supply voltage for GPU	VDD_GPU	-0.3	1.1	V
Supply voltage for GPU memory	VDD_GPU_MEM	-0.3	1.1	V
Supply voltage for NPU	VDD_NPU	-0.3	1.1	V
Supply voltage for NPU memory	VDD_NPU_MEM	-0.3	1.1	V
Supply voltage for VCODEC	VDD_VDENC	-0.3	0.95	V
Supply voltage for VCODEC memory	VDD_VDENC_MEM	-0.3	0.95	V
Supply voltage for core logic	VDD_LOGIC	-0.3	0.95	V
0.75V supply voltage	PMU_0V75 PLL_DVDD0V75 USB20_DVDD_0V75 HDMI/eDP_TX0_VDD_0V75 HDMI/eDP_TX0_AVDD_0V75 MIPI_CSI0_AVCC0V75 OTP_VDDOTP_0V75	-0.3	0.95	V
0.85V supply voltage	DDR_CHO_VDD DDR_CHO_VDD_MIF DDR_CHO_PLL_DVDD DDR_CH1_VDD DDR_CH1_VDD_MIF DDR_CH1_PLL_DVDD TYPECO_DPO_VDD_0V85 TYPECO_DPO_VDDA_0V85 MIPI_D/C_PHY0_VDD MIPI_D/C_PHY1_VDD PCIE20_SATA30_USB30_2_AVDD_0V85	-0.3	1.00	V
1.2V supply voltage	MIPI_D/C_PHY_VDD_1V2	-0.3	1.35	V
1.8V supply voltage	DDR_CH0_PLL_AVDD1V8 DDR_CH1_PLL_AVDD1V8 PLL_AVDD1V8 USB20_AVDD_1V8 TYPEC0_DP0_VDDH_1V8 HDMI/eDP_TX0_VDD_CMN_1V8 HDMI/eDP_TX0_VDD_IO_1V8 MIPI_CSI0_AVCC1V8 MIPI_D/C_PHY_VDD_1V8 PCIE20_SATA30_0_AVDD_1V8 PCIE20_SATA30_USB30_2_AVDD_1V8 SARADC_AVDD_1V8 OSC_1V8	-0.5	1.98	V
3.3V supply voltage	USB20_AVDD_3V3	-0.5	3.63	V
1.8V only GPIO supply voltage	PMUIO1_1V8 EMMCIO_1V8 VCCIO1_1V8	-0.5	1.98	V
1.8V/3.3V GPIO supply voltage	PMUIO2_1V8 VCCIO2_1V8 VCCIO4_1V8 VCCIO5_1V8 VCCIO6_1V8	-0.5	3.63	V
Supply voltage for DDR IO (LPDDR4/4X 0.6V; LPDDR5 0.5V)	DDR_CH0_VDDQ DDR_CH0_VDDQ_CK DDR_CH1_VDDQ	-0.3	0.7	V

Parameters	Related Power Group	Min	Max	Unit
	DDR_CH1_VDDQ_CK			
Supply voltage for DDR IO (LPDDR4/4X 1.1V; LPDDR5 1.05V)	DDR_CH0_VDDQ_CKE DDR_CH1_VDDQ_CKE	-0.3	1.25	V
Storage Temperature	Tstg	-40	125	°C
Max Conjunction Temperature	Tj	NA	125	°C

3.2 Recommended Operating ConditionFollowing table describes the recommended operating condition.

Table 3-2 Recommended operating condition

Parameters	Symbol	Min	Тур	Max	Unit
	•				
Voltage for CPU BigCore 0	VDD_CPU_BIG0	0.55	0.75	1.05	V
Voltage for CPU BigCore 0 Memory	VDD_CPU_BIG0_MEM	0.675	0.75	1.05	V
Voltage for CPU BigCore 1	VDD_CPU_BIG1	0.55	0.75	1.05	V
Voltage for CPU BigCore 1 Memory	VDD_CPU_BIG1_MEM	0.675	0.75	1.05	V
Voltage for CPU LitCore and DSU	VDD_CPU_LIT	0.55	0.75	0.95	V
Voltage for CPU LitCore and DSU Memory	VDD_CPU_LIT_MEM	0.675	0.75	0.95	V
Voltage for GPU	VDD_GPU	0.55	0.75	0.95	V
Voltage for GPU Memory	VDD_GPU_MEM	0.675	0.75	0.95	V
Voltage for NPU	VDD_NPU	0.55	0.75	0.95	V
Voltage for NPU Memory	VDD_NPU_MEM	0.675	0.75	0.95	V
Voltage for VCODEC	VDD_VDENC	0.675	0.75	0.825	V
Voltage for VCODEC Memory	VDD_VDENC_MEM	0.675	0.75	0.825	V
Voltage for Logic	VDD_LOGIC	0.675	0.75	0.825	V
Voltage for PMU	PMU_0V75	0.675	0.75	0.825	V
Digital GPIO Power (1.8V only)	PMUIO1_1V8, VCCIO1_1V8	1.65	1.8	1.95	V
Digital GPIO Power (3.3V/1.8V)	PMUIO2_1V8, VCCIO2_1V8, VCCIO4_1V8, VCCIO5_1V8, VCCIO6_1V8	2.7 1.65	3.3 1.8	3.6 1.95	٧
eMMC IO Power (1.8V)	EMMCIO_1V8	1.65	1.8	1.95	V
DDR CH0 Logic power(0.85V)	DDR_CH0_VDD, DDR_CH0_VDD_MIF, DDR_CH1_VDD, DDR_CH1_VDD_MIF	0.675	0.85	0.935	٧
DDR CH0_PLL power(0.85V)	DDR_CH0_PLL_DVDD, DDR_CH1_PLL_DVDD	0.675	0.75	0.8925	V
DDR CH0_PLL power(1.8V)	DDR_CH0_PLL_AVDD1V8, DDR_CH1_PLL_AVDD1V8	1.62	1.8	1.98	V
LPDDR4 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.57	0.6	0.63	V
LPDDR4 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.045	1.1	1.155	V
LPDDR5 IO VDDQ power	DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK, DDR_CH1_VDDQ, DDR_CH1_VDDQ_CK	0.475	0.5	0.525	V
LPDDR5 Retention IO VDDQ Power	DDR_CH0_VDDQ_CKE, DDR_CH1_VDDQ_CKE	1.0	1.05	1.1	V
PLL Analog Power(0.75V)	PLL_DVDD0V75	0.675	0.75	0.8925	V
PLL Analog Power(1.8V)	PLL_AVDD1V8	1.62	1.8	1.98	V
USB 2.0 Analog Power (0.75V)	USB20_DVDD_0V75	0.6975	0.75	0.825	V
USB 2.0 Analog Power (1.8V)	USB20_AVDD_1V8	1.674	1.8	1.98	V

Parameters	Symbol	Min	Тур	Max	Unit
USB 2.0 Analog Power (3.3V)	USB20_AVDD_3V3	3.069	3.3	3.63	V
USB & DP Analog Power (0.85V)	TYPEC0_DP0_VDD_0V85, TYPEC0_DP0_VDDA_0V85	0.8075	0.85	0.8925	V
USB & DP Analog Power (1.8V)	TYPEC0_DP0_VDDH_1V8	1.71	1.8	1.89	V
Combo PIPE PHY Analog Power(0.9V)	PCIE20_SATA30_0_AVDD_0V85, PCIE20_SATA30_USB30_2_AVDD_0V85	0.8	0.85	0.935	V
Combo PIPE PHY Analog Power(1.8V)	PCIE20_SATA30_0_AVDD_1V8, PCIE20_SATA30_USB30_2_AVDD_1V8	1.62	1.8	1.98	V
MIPI CSI DPHY Analog Power(0.75V)	MIPI_CSI0_AVCC0V75	0.675	0.75	0.825	V
MIPI CSI DPHY Analog Power(1.8V)	MIPI_CSI0_AVCC1V8	1.62	1.8	1.98	V
MIPI DCPHY Analog Power (0.85V)	MIPI_D/C_PHY_VDD, MIPI_D/C_PHY1_VDD	0.7125	0.85	0.8925	V
MIPI DCPHY Analog Power (1.2V)	MIPI_D/C_PHY_VDD_1V2	1.14	1.2	1.26	V
MIPI DCPHY Analog Power (1.8V)	MIPI_D/C_PHY_VDD_1V8	1.71	1.8	1.89	V
HDMI/eDP TX Digital Power (0.75V)	HDMI/eDP_TX0_VDD_0V75	0.675	0.75	0.825	V
HDMI/eDP TX Analog Power (0.75V)	HDMI/eDP_TX0_AVDD_0V75	0.675	0.75	0.825	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_CMN_1V8	1.62	1.8	1.98	V
HDMI/eDP TX Analog Power (1.8V)	HDMI/eDP_TX0_VDD_IO_1V8	1.62	1.8	1.98	V
SARADC Analog Power(1.8V)	SARADC_AVDD_1V8	1.62	1.8	1.98	V
OTP Analog Power(0.75V)	OTP_VDDOTP_0V75	0.675	0.75	0.825	V
OSC Analog Power(1.8V)	OSC_1V8	1.65	1.8	1.95	V
OSC input clock frequency		NA	24	NA	MHz
Max CPU frequency		NA	NA	TBD	GHz
Max GPU frequency		NA	NA	TBD	MHz
Max NPU frequency		NA	NA	TBD	MHz
Ambient Operating Temperature	TA	TBD	NA	TBD	°C

3.3 DC Characteristics

Table 3-3 DC Characteristics

	Parameters	Symbol	Min	Тур	Max	Unit
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital 3.3V/1.8V GPIO	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
@3.3V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	100	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	100	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital	Output Low Voltage	V _{OL}	VSS	NA	0.25*DVDD	V
3.3V/1.8V GPIO @1.8V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	0.3*VDDO VDDO 0.25*DVDD DVDD 100 100 0.3*VDDO VDDO 0.25*DVDD DVDD	Kohm
	Input Low Voltage	V _{IL}	VSS	NA	0.3*VDDO	V
	Input High Voltage	V _{IH}	0.7*VDDO	NA	VDDO	V
Digital 1.8V only GPIO	Output Low Voltage	VoL	VSS	NA	0.25*DVDD	V
@1.8V	Output High Voltage	V _{OH}	0.75*DVDD	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
eMMC IO	Input Low Voltage	VIL	VSS	NA	0.35*DVDD	V
@1.8V	Input High Voltage	V _{IH}	0.65*DVDD	NA	DVDD	V

	Parameters	Symbol	Min	Тур	Max	Unit
	Output Low Voltage	V _{OL}	VSS	NA	0.45	V
	Output High Voltage	V _{OH}	DVDD-0.45	NA	DVDD	V
	Pullup Resistor	R _{RPU}	10	NA	50	Kohm
	Pulldown Resistor	R _{RPD}	10	NA	50	Kohm
	Input Low Voltage	V _{IL}	NA	NA	Vref-0.14	V
	Input High Voltage	V_{IH}	Vref+0.14	NA	NA	V
	Output Log Voltage	V _{OL}	NA	NA	0.2	V
DDR IO	Output High Voltage	V _{OH}	0.25	NA	NA	V
	Input Low Current	I_{IL}	-100/-500	NA	100/500	Room/Hot uA
	Input High Current	I _{IH}	-100/-500	NA	100/500	Room/Hot uA

Note: VDDO and DVDD are both IO power Supply

3.4 Electrical Characteristics for General IO

Table 3-4 Electrical Characteristics for Digital General IO

	Parameters	Symbol	Test condition	Min	Тур	Max	Unit
	Input leakage current	I_{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.08* VDDO	NA	NA	V
@3.3V	Input pullup resistor current	I_{RPU}	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
	Input leakage current	\mathbf{I}_{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 3.3V/1.8V GPIO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-180	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	180	uA
	Input leakage current	I_{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
Digital 1.8V only GPIO	Input Hysteresis for Schmitt Trigger Operation	Vн		0.1* VDDO	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA
	Input leakage current	I_{PAD}	DVDD=Max, V _{PAD} =0V or DVDD	-10	NA	10	uA
eMMC IO	Input Hysteresis for Schmitt Trigger Operation	V _H		0.1* DVDD	NA	NA	V
@1.8V	Input pullup resistor current	${ m I}_{\sf RPU}$	$V_{PAD} = 0V$	-20	NA	-170	uA
	Input pulldown resistor current	${ m I}_{\sf RPD}$	V _{PAD} = VDDO	20	NA	170	uA

Note: VDDO and DVDD are both IO power Supply

3.5 Electrical Characteristics for PLL

Table 3-5 Electrical Characteristics for INT PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		4.5	1	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		4.5	7	12	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F_{FIN} and F_{FOUT} range. RESETB=High	-	-	150	Cycles

Table 3-6 Electrical Characteristics for FRAC PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		35.2	-	4500	MHz
Frequency of VCO's output	F _{FVCO}		2250	-	4500	MHz
Lock time	T _{LT}	Measured at all F _{FIN} and F _{FOUT} range. RESETB=High	-	-	500	Cycles

Table 3-7 Electrical Characteristics for DDR PLL

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Input clock frequency	F _{FIN}		6	-	300	MHz
Reference frequency(F _{FIN} /p)	F _{FREE}		6	20	30	MHz
Frequency of PLL's output	F _{FOUT}		51.6	-	6600	MHz
Frequency of VCO's output	F _{FVCO}		3300	-	6600	MHz
Lock time	T _{LT}	Measured at all F _{FIN} and F _{FOUT} range. RESETB=High	-	-	500	Cycles

Notes:

① p is the input divider value

3.6 Electrical Characteristics for PCIe2/SATA Interface

Table 3-8 Electrical Characteristics for PCIe2/SATA Interface

Parameters	Symbol	Min	Тур	Max	Unit
Transmitter					
Differential Peak-Peak TX Output Voltage Swing	V _{TX_DIFF_PP}	800	1000	1200	mV
Differential Peak-Peak Low Power TX Output Voltage Swing	V _{TX_DIFF_PP_LOW}	400	NA	1200	mV
The output impedance	R _{TX_DIFF_DC}	80	100	120	ohm
Single Ended Output Resistance Matching	R _{TX_DC_OFFSET}	NA	NA	5	%
Transmitter output common mode voltage	V _{TX_DC_CM}	400	NA	800	mV
Maximum mismatch between TXP and TXM for both time and amp	V _{TX_CM_AC_PP_ACTIVE}	NA	NA	50	mV
The amount of voltage change allowed during Receiver Detection	V _{TX_RCV_DETECT}	NA	NA	600	mV
TX de-emphasis	V _{TX_DE_RATIO}	3.0	3.5	4.0	dB
AC Coupling Capacitor(USB3.1/PCIe)	6	75	NA	200	nF
AC Coupling Capacitor(SATA)	C _{AC_COUPLING}	6	NA	12	nF
Output rising time for 20% to 80%	T _r	25	NA	NA	ps
Output falling time for 20% to 80%	T _f	25	NA	NA	ps
Transmitter short circuit limit	I _{TX_SHORT}	NA	NA	20	mA
Output differential skew	T _{SKEW_DIFF}	-15	NA	15	ps
Receiver					
Input Voltage Swing	V _{RXDPP_C}	250	NA	1200	mVpp
The input differential impedance	R _{RXD_C}	80	100	120	Ohm
Single Ended input Resistance Matching	R _{RXD_C_MS}	NA	NA	5	%

3.7 Electrical Characteristics for MIPI CDPHY interface

Table 3-9 Electrical Characteristics for MIPI CDPHY interface

Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	V_{IH}	Logic1 input voltage	All conditions	880	NA	NA	mV
LP-RX V _{IL}	V _{IL}	Logic0 input voltage, not in ULPS state	All conditions	NA	NA	550	mV
	_	Duration for which the		NA	NA	100	us
Skew Calibration	I _{skewcal} (initial)	transmitter drives the skew- calibration pattern in the initial skew calibration mode	>1.5Gbps	2^15	NA	NA	UI

Parameters	Symbol	Description	Test condition	Min	Тур	Max	Unit
	_	Duration for which the	. 1 FCh	NA	NA	10	us
	(periodic)	transmitter drives the skew- calibration pattern in the periodic skew calibration mode	>1.5Gbps (optional)	2^13	NA	NA	UI

3.8 Electrical Characteristics for MIPI CSI DPHY interface

Table 3-10 Electrical Characteristics for MIPI CSI DPHY interface

Parameters	Symbol	Min	Тур	Max	Units
Common-mode interference beyond	ΔVCMRX(HF)	NA	NA	100	mV
450 MHz	ΔVCMKX(III)	NA	NA	50	mV
Common-mode interference 50MHz-	A)/CMDV/LE)	-50	NA	50	mV
450MHz	ΔVCMRX(LF)	-25	NA	25	mV
Common-mode termination	CCM	NA	NA	60	pF
Input pulse rejection	eSPIKE	NA	NA	300	V.ps
Minimum pulse width response	TMIN-RX	20	NA	NA	ns
Peak interference amplitude	VINT	NA	NA	200	mV
Interference frequency	fINT	450	NA	NA	MHz

3.9 Electrical Characteristics for SARADC

Table 3-101 Electrical Characteristics for SARADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Resolution			NA	12	NA	Bit
Anglog Input Range	AIN		AVSS18	NA	AVDD18	٧
Differential Non-Linearity	DNL	PD = Low	NA	± 1.0	± 3.0	LSB
Integral Non-Linearity	INL	$F_s = 1MS/s$ $F_{CLK} = 20MHz$	NA	±2.0	± 6.0	LSB
Top Offset Voltage Error	E _{OT}	$F_{CLK} = 20MHz$ $F_{SOC} = 1MHz$	NA	±10	±20	LSB
Bottom Offset Voltage Error	Еов	$F_{AIN} = 10kHz ramp wave$	NA	±10	±20	LSB

3.10 Electrical Characteristics for TSADC

Table 3-12 Electrical Characteristics for TSADC

Parameters	Symbol	Test condition	Min	Тур	Max	Unit
Accuracy from -40°C to 125°C	T _{JACC}	Temp: -40 ~ 125℃ Supply: 1.62V ~ 1.98V	NA	±3	±5	°C
Sensing Temperature Range	T _{RANGE}		-40	25	125	°C
Resolution	T _{LSB}		NA	1	NA	℃

Chapter 4 Thermal Management

4.1 Overview

For reliability and operability concerns, the absolute maximum junction temperature has to be below 125° C.

4.2 Package Thermal Characteristics

Table 4-1 provides the thermal resistance characteristics for the package used on the SoC. The resulting simulation data for reference only, please prevail in kind test.

Table 4-1 Thermal Resistance Characteristics

Parameter	Symbol	Typical	Unit
Junction-to-ambient thermal resistance	$ heta_{JA}$	8.2	(°C/ W)
Junction-to-board thermal resistance	$ heta_{JB}$	3.7	(°C/W)
Junction-to-case thermal resistance	θ_{JC}	0.01	(°C/W)

Note: The testing PCB is 10Layer, 200*130mm, Ambient temperature is 25 °C.