
Alex Gangwish and Jason Glass EECS 361 Group Project #1 11/21/2016

Single Cycle ALU


Sort_corrected

| _ | | | | | | | | | | | |
|---|-------------------|-------------|-------------------|---|-----------|------------------|---|------------|---------------------|-----------------|------------|
| /cpu_tb_branch/dut/dk | 1 | | | | | | | | | | |
| <pre>/cpu_tb_branch/dut/pc_reg_out</pre> | 00400048 | 00400040 | 00400044 | 100400048 | 10040004C | 00400050 | 00400054 | 00400058 | 0040005C | 0040006 | 50 |
| <pre>/cpu_tb_branch/dut/instruction</pre> | AC410000 | 00E1302A | 1CC00003 | AC410000 | AC670000 | 00203820 | 20630004 | 1465FFF8 | 20420004 | 1444FFF | -4 |
| | 0000000A | 0000000A | 00000000 | [0000000A | X000000A | 00000000 | 10000024 | 10000028 | 10000020 | 100000 | 24 |
| <pre>/cpu_tb_branch/dut/ALUresult</pre> | 10000014 | 00000000 | 00000000 | 10000020 | 10000024 | 0000000A | 10000028 | 100000000 | 10000024 | [0000000 | 00 |
| | XXXXXXXXXX | 00 XXXXXXXX | | | | | 00000004 | X | 0000000 | 0000000A | xxxxxxxx |
| <pre>/cpu_tb_branch/dut/control</pre> | 01001001 | 10010000 | 00000100 | 01001001 | | 10010000 | 01010101 | 00000100 | 01010101 | [0000010 | 00 |
| <pre>/cpu_tb_branch/dut/busA</pre> | 10000014 | 0000000A | 00000000 | 10000020 | 10000024 | X0000000A | 10000024 | 10000028 | 10000020 | 100000 | 24 |
| | 10000014 | 00000000 | 00000000 | 10000020 | 10000024 | 0000000A | 10000028 | 00000000 | 10000024 | 0000000 | 00 |
| | 00000000 | 0000302A | 00000003 | 100000000 | | 00003820 | 00000004 | FFFFFF8 | 00000004 | FFFFFF | -4 |
| <pre>cpu_tb_branch/dut/aluB</pre> | 00000000 | 0000000A | 00000000 | | | 00000000 | 00000004 | 10000028 | (00000004 | 100000 | 24 |
| <pre>cpu_tb_branch/dut/bus8_out</pre> | XXXXXXXXXX | XXXXXXXXX | | | | | | | | | |
| <pre>/cpu_tb_branch/dut/Rw_out</pre> | 00001 | 00110 | 100000 | 100001 | 00111 | 00111 | (00011 | 00101 | 00010 | 00100 | |
| | 00001 | 00001 | 00000 | I 00001 | 00111 | 100000 | 00011 | 00101 | 00010 | 00100 | |
| _ /cpu_tb_branch/dut/Rs | 00010 | 00111 | 00110 | 100010 | 00011 | 100001 | 00011 | | 00010 | | |
| Cpu_tb_branch/dut/Rd | 00000 | 00110 | 00000 | | | 100111 | 100000 | 11111 | 100000 | 11111 | |
| | 100000 | 101010 | 100010 | 100000 | | | 100000 | 100010 | 100000 | 100010 | |
| <pre></pre> /cpu_tb_branch/dut/pc_next | 0040004C | 00400044 | 00400048 | 10040004C | 00400050 | 00400054 | 00400058 | 0040005C | 00400060 | 10040006 | 54 |
| <pre>/cpu_tb_branch/dut/pc_reg</pre> | 0040004C | 00400044 | 00400048 | 10040004C | 00400050 | 00400054 | 00400058 | 10040005C | (00400060 | 10040006 | 54 |
| | 00000000000000000 | 00110000001 | 00000000000000011 | 100000000000000000000000000000000000000 | | 0011100000100000 | 000000000000000000000000000000000000000 | 1111111111 | 111000 0000000000 | 0000100 1111111 | 1111110100 |
| | 00000 | 00000 | | | | | | [11111 | (00000 | 11111 | |
| <pre>/cpu_tb_branch/dut/pc_init</pre> | 0 | | | | | | | \vdash | | | |
| /cpu_tb_branch/dut/carryout | 0 | | | | | | | | | | |
| /cpu_tb_branch/dut/overflow | 0 | | | | | | | | | | |
| <pre>/cpu_tb_branch/dut/zero</pre> | 0 | | | | | | | | | | |
| <pre>/cpu_tb_branch/dut/not_WE</pre> | 0 | | | | | | | | | | |
| <pre>/cpu_tb_branch/dut/dk_not</pre> | 0 | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | |
| | | | | | | | | | | | _ |


Unsigned_sum



Bills_branch



Summary of Control Signals



Our Control Unit is built to first check if the Opcode is "000000" and thus an R-type instruction is being executed. In this case the control unit simply passes the function code out as the ALUOp as well.

If an R-type instruction has not been loaded then the control must figure out if the instruction is either a Branch, Lw, Sw or Addi. A 2-bit selection signal consisting of {opcode(3), opcode(5)} is sent into a 4-way mux. If Opcode(3) and Opcode(5) are low then the instruction is a branch, if opcode(5) is high and Opcode(3) is low then it's a load if both high then a store. If Opcode(5) is low and opcode(3) is high it is addi. The selection signal then gets the hardwired control signal for each corresponding instruction from an 8-bit mux. The selection signal is used in the same manner to get the ALUop as well.

Design Challenges and Solutions

The following are the main issues we faced while building our processor, as well as the steps we took to resolve these issues.

DMEM Clock Signal

Perhaps the most frustrating challenge we faced had to do with our data memory unit--more specifically, upon assembling our datapath we began experiencing inconsistencies with our ability to store and read from data memory. After troubleshooting the issue, we determined that the problem was our CPU was attempting to get values from the memory unit before the address had stabilized, due to all clocked elements in our CPU being tied to the rising edge.

To solve this issue, we simply inverted the clock signal tied to data memory. This effectively caused our memory to read/write according to the falling edge of the clock, delaying its use to a half cycle later than when the registers would be utilized. We had also discussed using a second clock for the data memory that runs twice as fast as the overall CPU clock, causing data memory to be accessed twice per cycle and achieving a similar effect to our implementation. However, we decided to use our method in order to simplify clocking.

Control Design

One large problem was figuring out how to design the control unit and have it be as efficient as possible. While it was easy enough to figure out to check if the Opcode was Zero using a nor-gate, it was more difficult to create non r-type instruction control. Our solution was to find the significant bits that differed from lw, sw, bne, beq, bgtz and addi.

It was seen that only bits 5 and 3 of opcode were necessary to decode the instruction. As summarized in the control table these bits were then used to get an output from a mux which has hardwired control signals for each instruction.

Next Address Logic Issues

We had difficulties with designing the next address logic given that the NAL unit had to be able to figure out whether to branch for 3 different kinds of branches, beq, bne and bgtz. The first difficulty was discovering how to use the zero and carryout signals from the ALU to figure out the branch-true condition for each branch. For Beq zero and carryout are '1', for bne zero is '0' and carryout is '0', and for bgtz zero is '0' and carryout is '1'; Thus like in our control unit a 2-bit selection signal was made from [zero, carryout] to select the proper pc from a mux, although first it was necessary to determine what branch was given.

It was necessary to create an xor-and component that checked the given instruction versus the known instructions of beq, bne and bgtz to determine which branch type was given for this execution of NAL. For example BEQ is "100" so Xor that with "011" then bitwise AND and you

will have '1', it would be '0' for any other opcode. This signal was generated for beq, bne and bgtz. Given the combination of the two layers of selection logic it was possible to create a mux-tree that outputted the proper pc_four or pc_branch given the instruction and zero/carryout signals from the ALU.