

# GC9306

# a-Si TFT LCD Single Chip Driver 240RGBx320 Resolution and 262K color

# **DataSheet**

Version: V1.01 Created Date:2016/11/16



### **List Of Contents**

Lis	t Of Contents		2									
1.	Introduction.		6									
2.	Features		7									
3.	Block Diagram											
	3.1. Blo	ock diagram	8									
	3.2. Pin	n Description	9									
	3.3 PAD coor	rdinates	14									
4.	Interface sett	ing	20									
	4.1. MO	CU interfaces	20									
	4.1.1.	MCU interface selection	20									
	4.1.2.	8080-I Series Parallel Interface	21									
	4.1.3.	Write Cycle Sequence	22									
	4.1.4.	Read Cycle Sequence	23									
	4.1.5.	8080- II Series Parallel Interface	24									
	4.1.6.	Write Cycle Sequence	25									
	4.1.7.	Read Cycle Sequence	26									
	4.1.8.	Serial Interface	27									
	4.1.9.	Write Cycle Sequence	28									
	4.1.10.	Read Cycle Sequence	30									
	4.1.11.	Data Transfer Break and Recovery										
	4.1.12.	Data Transfer Pause										
	4.1.13.	Serial Interface Pause (3_wire)	35									
	4.1.14.	Parallel Interface Pause										
	4.1.15.	Data Transfer Mode										
	4.1.16.	Data Transfer Method 1										
	4.1.17.	Data Transfer Method 2	36									
	4.2. RG	GB Interface										
	4.2.1.	RGB Interface Selection										
	4.2.2.	RGB Interface Timing	40									
	4.3. VS	SYNC Interface	43									
	4.4. Dis	splay Data RAM (DDRAM)	44									
	4.5. Dis	splay Data Format	44									
	4.5.1.	3-line Serial Interface	44									
	4.5.2.	4-line Serial Interface	47									
	4.5.3.	2-data-line mode	49									
	4.5.4.	8-bit Parallel MCU Interface	51									
	4.5.5.	9-bit Parallel MCU Interface	54									
	4.5.6.	16-bit Parallel MCU Interface										
	4.5.7.	18-bit Parallel MCU Interface	62									
	4.5.8.	6-bit Parallel RGB Interface	66									



	4.5.9.	16-bit Parallel RGB Interface	67
	4.5.10	). 18-bit Parallel RGB Interface	68
5.	Function I	Description	69
	5.1.	Display data GRAM mapping	69
	5.2.	Address Counter (AC) of GRAM	69
	5.3.	GRAM to display address mapping	72
	5.3.1.	Normal display on or partial mode on, vertical scroll off	74
	5.3.2.	Vertical scroll display mode	76
	5.3.3.	Updating order on display active area in RGB interface mode	79
	5.4.	Fearing effect output line	81
	5.4.1.	Tearing effect line modes	81
	5.4.2.	Tearing effect line timing	82
	5.5.	Source driver	83
	5.6.	Gate driver	83
	5.7.	Scan mode setting	84
	5.8.	LCD power generation circuit	85
	5.8.1.	Power supply circuit	85
	5.8.2.	LCD power generation scheme	86
	5.9.	Gamma Correction	87
	5.10.	Power Level Definition	90
	5.10.	1. Power Levels	90
	5.10.2	2. Power Flow Chart	91
	5.10.3.Brig	ghtness control block	92
	5.11.	Input/output pin state	93
	5.11.1	1. Output pins	93
	5.11.2	2. Input pins	93
6.	Command		94
	6.1.	Command List	94
	6.2.	Description of Level 1 Command	100
	6.2.1.	Read display identification information (04h)	101
	6.2.2.	Read Display Status (09h)	102
	6.2.3.	Enter Sleep Mode (10h)	104
	6.2.4.	Sleep Out Mode (11h)	105
	6.2.5.	Partial Mode ON (12h)	107
	6.2.6.	Normal Display Mode ON (13h)	108
	6.2.7.	Display Inversion OFF (20h)	109
	6.2.8.	Display Inversion ON (21h)	110
	6.2.9.	Display OFF (28h)	111
	6.2.10	). Display ON (29h)	112
	6.2.1	Column Address Set (2Ah)	113
	6.2.12	2. Row Address Set (2Bh)	115
	6.2.13	3. Memory Write (2Ch)	117
	6.2.14	4. Partial Area (30h)	118



		6.2.15.	Vertical Scrolling Definition (33h)	121
		6.2.16.	Tearing Effect Line OFF (34h)	125
		6.2.17.	Tearing Effect Line ON (35h)	126
		6.2.18.	Memory Access Control(36h)	128
		6.2.19.	Vertical Scrolling Start Address (37h)	131
		6.2.20.	Idle Mode OFF (38h)	133
		6.2.21.	Idle Mode ON (39h)	134
		6.2.22.	COLMOD: Pixel Format Set (3Ah)	137
		6.2.23.	Write Memory Contiue (3Ch)	139
		6.2.24.	Set_Tear_Scanline (44h)	141
		6.2.25.	Get_Scanline (45h)	143
		6.2.26.	Write Display Brightness (51h)	144
		6.2.27.	Write CTRL Display (53h)	145
		6.2.28.	Read ID1 (DAh)	147
		6.2.29.	Read ID2 (DBh)	148
		6.2.30.	Read ID3 (DCh)	149
	6.3.	Des	scription of Level 2 Command	150
		6.3.1.	RGB Interface Signal Control (B0h)	150
		6.3.2.	Blanking Porch Control (B5h)	152
		6.3.3.	Display Function Control (B6h)	154
		6.3.4.	Interface Control (F6h)	157
	6.4.	Des	scription of Level 3 Command	159
		6.4.1.	Frame Rate (E8h)	159
		6.4.2.	SPI 2DATA control(E9h)	162
		6.4.3.	Power Control 1 (A3h)	163
		6.4.4.	Power Control 2 (A6h)	164
		6.4.5.	Power Control 3 (A7h)	166
		6.4.6.	Power Control 4 (A8h)	168
		6.4.7.	Power Control 5 (A9h)	170
		6.4.8.	Power Control 6 (ECh)	172
		6.4.9.	Power Control 7(A4h)	174
		6.4.10.	Inter Register Enable1(FEh)	175
		6.4.11.	Inter Register Enable2(EFh)	176
		6.4.12.	SET_GAMMA1 (F0h)	177
		6.4.13.	SET_GAMMA2 (F1h)	178
		6.4.14.	SET_GAMMA3 (F2h)	179
		6.4.15.	SET_GAMMA4 (F3h)	180
		6.4.16.	SET_GAMMA5 (F4h)	181
		6.4.17.	SET_GAMMA6 (F5h)	182
7.	App	lication		183
8.	Elec	trical Ch	aracteristics	184
	8.1.	Abs	solute Maximum Ratings	184
	8.2.	DC	C Characteristics	185



	8.3. AC	C Characteristics	186
	8.3.1.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I )	186
	8.3.2.	Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- II )	188
	8.3.3.	Display Serial Interface Timing Characteristics (3-line SPI system)	190
	8.3.4.	Display Serial Interface Timing Characteristics (4-line SPI system)	191
	8.3.5.	Parallel 18/16/6-bit RGB Interface Timing Characteristics	192
9.	Revision His	tory	194



### 1. Introduction

The GC9306 is a 262,144-color single-chip SOC driver for a-TFT liquid crystal display with resolution of 240RGBx320dots, comprising a 720-channel source driver, a 320-channel gate driver, 172,800 bytes GRAM for graphic display data of 240RGBx320 dots, and power supply circuit.

The GC9306 supports parallel 8-/9-/16-/18-bit data bus MCU interface, 6-/16-/18-bit data bus RGB interface and 3-/4-line serial peripheral interface (SPI) and 2 lane SPI data transmission. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

The GC9306 can operate with 1.65V ~ 3.3V I/O interface voltage and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. GC9306 supports full color, 8-color display mode and sleep mode for precise power control by software and these features make the GC9306 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

### 2. Features


- No need for external electronic component
- Display resolution: [240xRGB](H) x 320(V)
- Output:
  - 720 source outputs
  - 320 gate outputs
- ◆ a-TFT LCD driver with on-chip full display RAM: 172,800 bytes
- System Interface
  - 8-bits, 9-bits, 16-bits, 18-bits interface with 8080-I /8080-II series MCU
  - 6-bits, 16-bits, 18-bits RGB interface with graphic controller
  - 3-line / 4-line serial interface and 2 lane mode serial interface
- Display mode:
  - Full color mode (Idle mode OFF): 262K-color (selectable color depth mode by software)
  - Reduce color mode (Idle mode ON): 8-color
- Power saving mode:
  - Sleep mode
- On chip functions:
  - Timing generator
  - Oscillator
  - DC/DC converter
  - Dot/column inversion
- Low -power consumption architecture
  - Low operating power supplies:
    - ➤ IOVCC = 1.65V ~ 3.3V (logic)
    - VCI = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
  - Source/Gamma power supply voltage
    - AVDD GND = 6.5V ~7.5V
    - ➤ AVEE GND = -5.5V ~ -4.5V
    - ➤ AVDD\_SOU GND = 6.5V ~ 7.5V
    - ➤ AVEE\_SOU GND = -5.5V ~ -4.5V
    - ➤ VCL GND = -3.0V ~ -1.5V
  - Gate driver output voltage
    - VGH GND = 10.0V ~ 12.0V
    - ➤ VGL GND = -11.0V ~ -9.0V
    - VGH VGL ≤ 23V
- ◆ Operate temperature range: -40°C to 80°C
- a-Si TFT LCD storage capacitor : Cst on Common structure only



# 3. Block Diagram

#### 3.1. Block diagram

Figure1





### 3.2. Pin Description

Table 1.

			Power Supply Pins								
Pin Name	I/O	Туре	Descriptions								
IOVCC	IOVCC I Digital Power Low voltage power supply for interface logic circuits(1.65~3.3V)										
VCI	- 1	Analog Power High voltage power supply for analog circuit blocks(2.5~3.3V)									
VCORE	0	Digital Power	Regulated Low voltage level for interface circuits								
VCORE		Digital Power	Don't apply any external power to this pad								
VSSA		Analog Ground	System ground level for analog circuit blocks								
VSSA	ı	Analog Ground	Connect to VSSA on the FPC to prevent noise.								
VSSC		Digital Ground	System ground level for Digital circuit blocks								
V33C	'	Digital Ground	Connect to VSSC on the FPC to prevent noise.								



Table 2

Table 2				I	nterface	e Logic S	ignals								
Pin Name	I/O	Туре					Descriptions								
		-71-5	-Select the MCU interface mode  Pins in use												
								Pins	in use						
			IM3	IM2	IM1	IMO	MCU-Interface	Register	GRAM						
				8080 MCU 8-bit		rtogistor	OTO IIVI								
			0	0	0	0	bus interface I	D[7:0]	D[7:0]						
							8080 MCU16-bit								
			0	0	0	1	bus interface I	D[7:0]	D[15:0]						
				_		_	8080 MCU 9-bit								
			0	0	1	0	bus interface I	D[7:0]	D[8:0]						
				_	4	4	8080 MCU18-bit	D[7.0]	D[47.0]						
			0	0	1	1	bus interface I	D[7:0]	D[17:0]						
			0	1	0	1	3-wire 9-bit data	SDA: I	n/OUT						
				'	O	'	serial interface I	ODA. II	1,001						
			0	1	1	0	4-wire 8-bit data	SDA:	In/OUT						
IM[3:0]	I	(IOVCC/GND)					serial interface I								
[610]			1	0	0	0	8080 MCU 16-bit	D[8:1]	D[17:10]						
							bus interface II		,D[8:1]						
			1	0	0	1	8080 MCU 8-bit	D[17:10]	D[17:10]						
							bus interface II								
				1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0]					
										8080 MCU 9-bit					
			1	0	1	1	bus interface II	D[17:10]	D[17:9]						
							3-wire 9-bit data	SE	l Dl:In						
			1	1	0	1	serial interface II		D:Out						
			-				4-wire 8-bit data		DI:In						
			1	1	1	0	serial interface II		D:Out						
			MPU P	arallel i	nterfac	e bus ar	nd serial interface sele	ct							
			If use R	GB Inte	erface i	must sel	ect serial interface.								
			*:Fix thi	s pin at	IOVC	C or GN	D.								
RESX	ı	MCU	This sig	ınal will	reset t	he devi	ce and must be applied	d to properly in	itialize the chip.						
KESA	I	(IOVCC/GND)	Signal i	s active	low.										
CSX	_	MCU	Chip se	lect inp	ut pin(	"Low" e	nable).								
00/	•	(IOVCC/GND) This pin can be permanently fixed "Low" in MPU interface mode only.													
			This pir	is use	d to sel	lect "Dat	a or Command" in the	parallel interfa	ace						
D/CX		MCU				s select									
(SCL)	I	(IOVCC/					selected.								
. ,		GND)	-				e clock in 3-wire 9-bit		serial data interface.						
			If not us	sed, this	s pin sh	nould be	connected to IOVCC	or GND.							



		MCU (IOVCC/	8080-I/8080-II system (RDX): Serves as a read signal and MCU read data at the rising								
RDX	1	GND)	edge.								
		OND)	Fix to IOVCC level when not in use								
			8080-I/8080-II system (WRX): Serves as a write signal and writes data at the rising edge.								
WRX		MCU	4-line system (D/CX): Serves as command or parameter select.								
(D/CX)	I	(IOVCC/ GND)	2 lane mode serial interface: Serves as the second SDA								
			Fix to IOVCC level when not in use.								
D[47.0]	I/O	MCU	18-bit parallel bi-directional data bus for MCU system and RGB interface mode								
D[17:0]	1/0	(IOVCC/ GND)	Fix to VSS level when not in use								
			When IM[3]:Low, Serial in/out signal.								
001/004	1/0	MCU	When IM[3]:High, Serial input signal.								
SDI/SDA	I/O	(IOVCC/ GND)	The data is applied on the rising edge of the SCL signal.								
			If not used, fix this pin at IOVCC or GND.								
		MCU	Serial output signal.								
SDO	0		The data is outputted on the falling edge of the SCL signal.								
		(IOVCC/GND)	If not used, open this pin								
TE	0	MCU	Tearing effect output pin to synchronize MPU to frame writing, activated by S/W command.								
15		(IOVCC/ GND)	When this pin is not activated, this pin is low. If not used, open this pin.								
DOTOLK		MCU	Dot clock signal for RGB interface operation.								
DOTCLK	I	(IOVCC/GND)	Fix to IOVCC or VSSC level when not in use.								
VSYNC		MCU	Frame synchronizing signal for RGB interface operation.								
VSYNC	I	(IOVCC/GND)	Fix to IOVCC or VSSC level when not in use.								
LICYNIC		MCU	Line synchronizing signal for RGB interface operation.								
HSYNC	l	(IOVCC/ GND)	Fix to IOVCC or VSSC level when not in use.								
DE		MCU	Data enable signal for RGB interface operation.								
DE	'	(IOVCC/ GND)	Fix to IOVCC or GND level when not in use.								

#### Note:

<sup>1.</sup> If CSX is connected to GND in Parallel interface mode, there will be no abnormal visible effect to the display module. Also there will be no restriction on using the Parallel Read/Write protocols, Power On/Off Sequences or other functions. Furthermore there will be no influence to the Power Consumption of the display module.

<sup>2.</sup> When CSX='1', there is no influence to the parallel and serial interface.



#### Table 3

			LCD Driver Input/Output Pins
Pin Name	I/O	Туре	Descriptions
C700 C4	0	Cauras	Source output signals
S720~S1	0	Source	Leave the pin to open when not in use.
C220 C4	0	Cata	Gate output signals.
G320~G1		Gate	Leave the pin to open when not in use.
VRDD	0	Power	Power supply for AVDD & AVDD_SOU.
VREE	0	Power	Power supply for AVEE & AVEE_SOU.
VRCL	0	Power	Power supply for VCL.
AVDD	0	Power	Output voltage of 1st step up circuit(3*VRDD).Input voltage to 2nd step up circuit.
AVDD		Power	Generated power output pad for source driver block.
AVEE	0	Power	Output voltage of 1st step up circuit(-2*VREE).Input voltage to 2nd step up circuit.
AVEE		Power	Generated power output pad for source driver block.
VGH	0	Power	Power supply for the gate driver(Positive).
VGL	0	Power	Power supply for the gate driver(Negative).
VCL	0	Power	Power supply for VGH and VGL.
VOL		rowei	VCL=0~-VCI
VREG1A	0		internal generated stable power for source driver unit
VKEGIA		-	VREG1A is the highest positive grayscale reference voltage of source driver
VREG1B	0	_	internal generated stable power for source driver unit
VICOID		_	VREG1B is the lowest positive grayscale reference voltage of source driver
VREG2A	0	_	internal generated stable power for source driver unit
VILOZA		_	VREG2A is the highest negative grayscale reference voltage of source driver
VREG2B	0	_	internal generated stable power for source driver unit
VILOZD			VREG2B is the highest negative grayscale reference voltage of source driver
LEDPWM	0		Output pin for PWM(Pulse width Modulation) signal of LED driving.
			If not used,open this pad.

#### Table 4

			Test Pins
Pin Name	I/O	Туре	Descriptions
DUMMY	_	Open	Input pads used only for test purpose at IC-side.
DOWNT		Open	During normal operation ,leave these pads open.



# **Liquid crystal power supply specifications Table Table 5**

No.	Item		Description
1	TFT Source Driver		720 pins (240*RGB)
2	TFT Gate Driver		320 pins
3	TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
4	Liquid Crystal Drive Output	S1~S720	V0~V63 grayscales
4	Elquid Crystal Drive Output	G1~G320	VGH-VGL
5	Input Voltage	IOVCC	1.65~3.30V
3	Input voltage	VCI	2.50~3.30V
		AVDD	6.5~7.5V
		AVEE	-5.5V~-4.5V
		VGH	10.0~12.0V
6	Liquid Crystal Drive Voltages	VGL	-11.0~9.0V
0	Liquid Crystal Drive Voltages	VCL	-3.0~-1.5V
		VGH-VGL	Max.23.0V
		AVDD_SOU	6.5-7.5V
		AVEE_SOU	-5.5V~-4.5V
		AVDD	VCI*3
		AVEE	VCI*-2
7	Internal Step-up Circuits	VGH	VCI*5
		VGL	VCI*-5
		VCL	VCI*-1



### **3.3 PAD coordinates**

Pad-No.	Pad-name	Х	Y	Pad-	No. P	Pad-name	Х	Υ	Pad-No.	Pad-name	х	Y	Pad-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Y
1	DUMMY	-7292.5	-250.5	5	-	DUMMY	-4292.5	-250.5	101	VSSC	-1292.5	-250.5	151	BC	2245	-250.5	201	AVEE	5432.5	-250.5
2	DUMMY	-7232.5	-250.5	5:	: B	BGR_OUT	-4232.5	-250.5	102	VSSC	-1232.5	-250.5	152	VPP	2330	-250.5	202	AVEE	5492.5	-250.5
3	VCOM	-7172.5	-250.5	5		VRDD	-4172.5	-250.5	103	VSSC	-1172.5	-250.5	153	DUMMY	2402.5	-250.5	203	AVEE	5552.5	-250.5
4	VCOM	-7112.5	-250.5	5-		VRDD	-4112.5	-250.5	104	VSSC	-1112.5	-250.5	154	DUMMY	2462.5	-250.5	204	AVEE	5612.5	-250.5
5	VCOM	-7052.5	-250.5	5		VRDD	-4052.5	-250.5	105	VSSC	-1052.5	-250.5	155	DUMMY	2535	-250.5	205	AVEE	5672.5	-250.5
6	VCOM	-6992.5	-250.5	5		VRDD	-3992.5	-250.5	106	DUMMY	-992.5	-250.5	156	DUMMY	2620	-250.5	206	VSSC	5732.5	-250.5
7	VCOM	-6932.5	-250.5	5		VRDD	-3932.5	-250.5	107	VSSC	-932.5	-250.5	157	DUMMY	2705	-250.5	207	VSSC	5792.5	-250.5
8	VCOM	-6872.5	-250.5	5		VRDD	-3872.5	-250.5	108	VSSC	-872.5	-250.5	158	DUMMY	2790	-250.5	208	VSSC	5852.5	-250.5
9	VCOM	-6812.5	-250.5	5		VRDD	-3812.5	-250.5	109	DUMMY	-812.5	-250.5	159	DUMMY	2875	-250.5	209	VSSC	5912.5	-250.5
10	VCOM	-6752.5	-250.5	6		VCORE	-3752.5	-250.5	110	IM<3>	-752.5	-250.5	160	DUMMY	2960	-250.5	210	VSSC	5972.5	-250.5
11	DUMMY	-6692.5	-250.5	6		VCORE	-3692.5	-250.5	111	IM<2>	-692.5	-250.5	161	DUMMY	3032.5	-250.5	211	VSSC	6032.5	-250.5
12	VGH	-6632.5	-250.5	6		VCORE	-3632.5	-250.5	112	IM<1>	-632.5	-250.5	162	IOVCC	3092.5	-250.5	212	VSSC	6092.5	-250.5
13	VGH	-6572.5	-250.5	6		VCORE	-3572.5	-250.5	113	IM<0>	-572.5	-250.5	163	IOVCC	3152.5	-250.5	213	VSSC	6152.5	-250.5
14	VGL	-6512.5	-250.5	6-		VCORE	-3512.5	-250.5	114	RESX	-512.5	-250.5	164	IOVCC	3212.5	-250.5	214	GVDDN	6212.5	-250.5
15	VGL	-6452.5	-250.5	6	i	VCORE	-3452.5	-250.5	115	CSX	-452.5	-250.5	165	IOVCC	3272.5	-250.5	215	GVDDN	6272.5	-250.5
16	VCL	-6392.5	-250.5	6		VCORE	-3392.5	-250.5	116	DCX	-392.5	-250.5	166	IOVCC	3332.5	-250.5	216	GVDDN	6332.5	-250.5
17	VCL	-6332.5	-250.5	6		VSSC	-3332.5	-250.5	117	WRX	-332.5	-250.5	167	IOVCC	3392.5	-250.5	217	GVDDN	6392.5	-250.5
18	VRCL	-6272.5	-250.5	6		VSSC	-3272.5	-250.5	118	RDX	-272.5	-250.5	168	IOVCC	3452.5	-250.5	218	GVDDN	6452.5	-250.5
19	VRCL	-6212.5	-250.5	6		VSSC	-3212.5	-250.5	119	DUMMY	-212.5	-250.5	169	DUMMY	3512.5	-250.5	219	GVDDN	6512.5	-250.5
20	DUMMY	-6152.5	-250.5	7		VSSC	-3152.5	-250.5	120	VSYNC	-152.5	-250.5	170	DUMMY	3572.5	-250.5	220	GVDDN	6572.5	-250.5
21	DUMMY	-6092.5	-250.5	7		VSSC	-3092.5	-250.5	121	HSYNC	-92.5	-250.5	171	DUMMY	3632.5	-250.5	221	GVDDN	6632.5	-250.5
22	AVDD	-6032.5	-250.5	7:		VSSC	-3032.5	-250.5	122	ENABL	-32.5	-250.5	172	DUMMY	3692.5	-250.5	222	GVDDN	6692.5	-250.5
23	AVDD	-5972.5	-250.5	7:		VSSC	-2972.5	-250.5	123	DOTCLK	27.5	-250.5	173	DUMMY	3752.5	-250.5	223	VCOM	6752.5	-250.5
24	AVDD	-5912.5	-250.5	7-		VCI	-2912.5	-250.5	124	DUMMY	87.5	-250.5	174	DUMMY	3812.5	-250.5	224	VCOM	6812.5	-250.5
25	DUMMY	-5852.5	-250.5	7:		VCI	-2852.5	-250.5	125	SDA	160	-250.5	175	DUMMY	3872.5	-250.5	225	VCOM	6872.5	-250.5
26	DUMMY	-5792.5	-250.5	7	i	VCI	-2792.5	-250.5	126	DB<0>	245	-250.5	176	DUMMY	3932.5	-250.5	226	VCOM	6932.5	-250.5
27	DUMMY	-5732.5	-250.5	7		VCI	-2732.5	-250.5	127	DB<1>	330	-250.5	177	DUMMY	3992.5	-250.5	227	VCOM	6992.5	-250.5
28	DUMMY	-5672.5	-250.5	7		VCI	-2672.5	-250.5	128	DB<2>	415	-250.5	178	DUMMY	4052.5	-250.5	228	VCOM	7052.5	-250.5
29	DUMMY	-5612.5	-250.5	7		VCI	-2612.5	-250.5	129	DB<3>	500	-250.5	179	DUMMY	4112.5	-250.5	229	VCOM	7112.5	-250.5
30	DUMMY	-5552.5	-250.5	8		VCI	-2552.5	-250.5	130	DUMMY	572.5	-250.5	180	DUMMY	4172.5	-250.5	230	VCOM	7172.5	-250.5
31	AVEE_SOU	-5492.5	-250.5	8		VCI	-2492.5	-250.5	131	DB<4>	645	-250.5	181	DUMMY	4232.5	-250.5	231	DUMMY	7232.5	-250.5
32	AVDD_SOU	-5432.5	-250.5	8:	:	VSSA	-2432.5	-250.5	132	DB<5>	730	-250.5	182	DUMMY	4292.5	-250.5	232	DUMMY	7292.5	-250.5
33	DUMMY	-5372.5	-250.5	8:		VSSA	-2372.5	-250.5	133	DB<6>	815	-250.5	183	VREG1A	4352.5	-250.5	233	DUMMY	7399	233
34	DUMMY	-5312.5	-250.5	8-		VSSA	-2312.5	-250.5	134	DB<7>	900	-250.5	184	DUMMY	4412.5	-250.5	234	DUMMY	7385	115
35	DUMMY	-5252.5	-250.5	8		VSSA	-2252.5	-250.5	135	DUMMY	972.5	-250.5	185	DUMMY	4472.5	-250.5	235	DUMMY	7371	233
36	DUMMY	-5192.5	-250.5	8		VSSA	-2192.5	-250.5	136	DB<8>	1045	-250.5	186	DUMMY	4532.5	-250.5	236	G<2>	7357	115
37	DUMMY	-5132.5	-250.5	8		VSSA	-2132.5	-250.5	137	DB<9>	1130	-250.5	187	GVDDP	4592.5	-250.5	237	G<4>	7343	233
38	DUMMY	-5072.5	-250.5	8		VSSA	-2072.5	-250.5	138	DB<10>	1215	-250.5	188	DUMMY	4652.5	-250.5	238	G<6>	7329	115
39	VX4	-5012.5	-250.5	8		VSSA	-2012.5	-250.5	139	DB<11>	1300	-250.5	189	DUMMY	4712.5	-250.5	239	G<8>	7315	233
40	DUMMY	-4952.5	-250.5	9		VSSA	-1952.5	-250.5	140	OSC_TEST	1372.5	-250.5	190	DUMMY	4772.5	-250.5	240	G<10>	7301	115
41	DUMMY	-4892.5	-250.5	9	$\perp$	VSSC	-1892.5	-250.5	141	DB<12>	1445	-250.5	191	DUMMY	4832.5	-250.5	241	G<12>	7287	233
42	DUMMY	-4832.5	-250.5	9:		VSSC	-1832.5	-250.5	142	DB<13>	1530	-250.5	192	DUMMY	4892.5	-250.5	242	G<14>	7273	115
43	DUMMY	-4772.5	-250.5	9:		VSSC	-1772.5	-250.5	143	DB<14>	1615	-250.5	193	VREF_OUT	4952.5	-250.5	243	G<16>	7259	233
44	DUMMY	-4712.5	-250.5	9.		VSSC	-1712.5	-250.5	144	DB<15>	1700	-250.5	194	DUMMY	5012.5	-250.5	244	G<18>	7245	115
45	DUMMY	-4652.5	-250.5	9:		VSSC	-1652.5	-250.5	145	DUMMY	1772.5	-250.5	195	DUMMY	5072.5	-250.5	245	G<20>	7231	233
46	DUMMY	-4592.5	-250.5	9		VSSC	-1592.5	-250.5	146	DB<16>	1845	-250.5	196	DUMMY	5132.5	-250.5	246	G<22>	7217	115
47	DUMMY	-4532.5	-250.5	9		VSSC	-1532.5	-250.5	147	DB<17>	1930	-250.5	197	DUMMY	5192.5	-250.5	247	G<24>	7203	233
48	DUMMY	-4472.5	-250.5	9		VSSC	-1472.5	-250.5	148	OSC_IN	2002.5	-250.5	198	AVEE	5252.5	-250.5	248	G<26>	7189	115
49	DUMMY	-4412.5	-250.5	9:		VSSC	-1412.5	-250.5	149	TE	2075	-250.5	199	AVEE	5312.5	-250.5	249	G<28>	7175	233
50	DUMMY	-4352.5	-250.5	10	)	VSSC	-1352.5	-250.5	150	SDO	2160	-250.5	200	AVEE	5372.5	-250.5	250	G<30>	7161	115

Pad-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Υ	Pad-No.	Pad-name	Х	Υ	Pad-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Υ
251	G<32>	7147	233	301	G<132>	6447	233	351	G<232>	5747	233	401	S<715>	5005	233	451	S<665>	4305	233
252	G<34>	7133	115	302	G<134>	6433	115	352	G<234>	5733	115	402	S<714>	4991	115	452	S<664>	4291	115
253	G<36>	7119	233	303	G<136>	6419	233	353	G<236>	5719	233	403	S<713>	4977	233	453	S<663>	4277	233
254	G<38>	7105	115	304	G<138>	6405	115	354	G<238>	5705	115	404	S<712>	4963	115	454	S<662>	4263	115
255	G<40>	7091	233	305	G<140>	6391	233	355	G<240>	5691	233	405	S<711>	4949	233	455	S<661>	4249	233
256	G<42>	7077	115	306	G<142>	6377	115	356	G<242>	5677	115	406	S<710>	4935	115	456	S<660>	4235	115
257	G<44>	7063	233	307	G<144>	6363	233	357	G<244>	5663	233	407	S<709>	4921	233	457	S<659>	4221	233
258	G<46>	7049	115	308	G<146>	6349	115	358	G<246>	5649	115	408	S<708>	4907	115	458	S<658>	4207	115



		1												1		1		1	
259	G<48>	7035	233	309	G<148>	6335	233	359	G<248>	5635	233	409	S<707>	4893	233	459	S<657>	4193	233
260	G<50>	7021	115	310	G<150>	6321	115	360	G<250>	5621	115	410	S<706>	4879	115	460	S<656>	4179	115
261	G<52>	7007	233	311	G<152>	6307	233	361	G<252>	5607	233	411	S<705>	4865	233	461	S<655>	4165	233
262	G<54>	6993	115	312	G<154>	6293	115	362	G<254>	5593	115	412	S<704>	4851	115	462	S<654>	4151	115
263	G<56>	6979	233	313	G<156>	6279	233	363	G<256>	5579	233	413	S<703>	4837	233	463	S<653>	4137	233
264	G<58>	6965	115	314	G<158>	6265	115	364	G<258>	5565	115	414	S<702>	4823	115	464	S<652>	4123	115
265	G<60>	6951	233	315	G<160>	6251	233	365	G<260>	5551	233	415	S<701>	4809	233	465	S<651>	4109	233
266	G<62>	6937	115	316	G<162>	6237	115	366	G<262>	5537	115	416	S<700>	4795	115	466	S<650>	4095	115
267	G<64>	6923	233	317	G<164>	6223	233	367	G<264>	5523	233	417	S<699>	4781	233	467	S<649>	4081	233
268	G<66>	6909	115	318	G<166>	6209	115	368	G<266>	5509	115	418	S<698>	4767	115	468	S<648>	4067	115
269	G<68>	6895	233	319	G<168>	6195	233	369	G<268>	5495	233	419	S<697>	4753	233	469	S<647>	4053	233
270	G<70>	6881	115	320	G<170>	6181	115	370	G<270>	5481	115	420	S<696>	4739	115	470	S<646>	4039	115
271	G<72>	6867	233	321	G<172>	6167	233	371	G<272>	5467	233	421	S<695>	4725	233	471	S<645>	4025	233
272	G<74>	6853	115	322	G<174>	6153	115	372	G<274>	5453	115	422	S<694>	4711	115	472	S<644>	4011	115
273	G<76>	6839	233	323	G<176>	6139	233	373	G<276>	5439	233	423	S<693>	4697	233	473	S<643>	3997	233
274	G<78>	6825	115	324	G<178>	6125	115	374	G<278>	5425	115	424	S<692>	4683	115	474	S<642>	3983	115
275	G<80>	6811	233	325	G<180>	6111	233	375	G<280>	5411	233	425	S<691>	4669	233	475	S<641>	3969	233
276	G<82>	6797	115	326	G<182>	6097	115	376	G<282>	5397	115	426	S<690>	4655	115	476	S<640>	3955	115
277	G<84>	6783	233	327	G<184>	6083	233	377	G<284>	5383	233	427	S<689>	4641	233	477	S<639>	3941	233
278	G<86>	6769	115	328	G<186>	6069	115	378	G<286>	5369	115	428	S<688>	4627	115	478	S<638>	3927	115
279	G<88>	6755	233	329	G<188>	6055	233	379	G<288>	5355	233	429	S<687>	4613	233	479	S<637>	3913	233
280	G<90>	6741	115	330	G<190>	6041	115	380	G<290>	5341	115	430	S<686>	4599	115	480	S<636>	3899	115
281	G<92>	6727	233	331	G<192>	6027	233	381	G<292>	5327	233	431	S<685>	4585	233	481	S<635>	3885	233
282	G<94>	6713	115	332	G<194>	6013	115	382	G<294>	5313	115	432	S<684>	4571	115	482	S<634>	3871	115
283	G<96>	6699	233	333	G<196>	5999	233	383	G<296>	5299	233	433	S<683>	4557	233	483	S<633>	3857	233
284	G<98>	6685	115	334	G<198>	5985	115	384	G<298>	5285	115	434	S<682>	4543	115	484	S<632>	3843	115
285	G<100>	6671	233	335	G<200>	5971	233	385	G<300>	5271	233	435	S<681>	4529	233	485	S<631>	3829	233
286	G<102>	6657	115	336	G<202>	5957	115	386	G<302>	5257	115	436	S<680>	4515	115	486	S<630>	3815	115
287	G<104>	6643	233	337	G<204>	5943	233	387	G<304>	5243	233	437	S<679>	4501	233	487	S<629>	3801	233
288	G<106>	6629	115	338	G<206>	5929	115	388	G<306>	5229	115	438	S<678>	4487	115	488	S<628>	3787	115
289	G<108>	6615	233	339	G<208>	5915	233	389	G<308>	5215	233	439	S<677>	4473	233	489	S<627>	3773	233
290	G<110>	6601	115	340	G<210>	5901	115	390	G<310>	5201	115	440	S<676>	4459	115	490	S<626>	3759	115
291	G<112>	6587	233	341	G<212>	5887	233	391	G<312>	5187	233	441	S<675>	4445	233	491	S<625>	3745	233
292	G<114>	6573	115	342	G<214>	5873	115	392	G<314>	5173	115	442	S<674>	4431	115	492	S<624>	3731	115
293	G<116>	6559	233	343	G<216>	5859	233	393	G<316>	5159	233	443	S<673>	4417	233	493	S<623>	3717	233
294	G<118>	6545	115	344	G<218>	5845	115	394	G<318>	5145	115	444	S<672>	4403	115	494	S<622>	3703	115
295	G<120>	6531	233	345	G<220>	5831	233	395	G<320>	5131	233	445	S<671>	4389	233	495	S<621>	3689	233
296	G<122>	6517	115	346	G<222>	5817	115	396	S<720>	5075	115	446	S<670>	4375	115	496	S<620>	3675	115
297	G<124>	6503	233	347	G<224>	5803	233	397	S<719>	5061	233	447	S<669>	4361	233	497	S<619>	3661	233
298	G<126>	6489	115	348	G<226>	5789	115	398	S<718>	5047	115	448	S<668>	4347	115	498	S<618>	3647	115
299	G<128>	6475	233	349	G<228>	5775	233	399	S<717>	5033	233	449	S<667>	4333	233	499	S<617>	3633	233
300	G<130>	6461	115	350	G<230>	5761	115	400	S<716>	5019	115	450	S<666>	4319	115	500	S<616>	3619	115
				 I						•		•		•		•		•	

Pad-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Υ	F	Pad-No.	Pad-name	Х	Υ	Pad-No.	Pad-name	Х	Υ	Pad-No.	Pad-name	Х	Υ
501	S<615>	3605	233	551	S<565>	2905	233		601	S<515>	2205	233	651	S<465>	1505	233	701	S<415>	805	233
502	S<614>	3591	115	552	S<564>	2891	115		602	S<514>	2191	115	652	S<464>	1491	115	702	S<414>	791	115
503	S<613>	3577	233	553	S<563>	2877	233		603	S<513>	2177	233	653	S<463>	1477	233	703	S<413>	777	233
504	S<612>	3563	115	554	S<562>	2863	115		604	S<512>	2163	115	654	S<462>	1463	115	704	S<412>	763	115
505	S<611>	3549	233	555	S<561>	2849	233		605	S<511>	2149	233	655	S<461>	1449	233	705	S<411>	749	233
506	S<610>	3535	115	556	S<560>	2835	115		606	S<510>	2135	115	656	S<460>	1435	115	706	S<410>	735	115
507	S<609>	3521	233	557	S<559>	2821	233		607	S<509>	2121	233	657	S<459>	1421	233	707	S<409>	721	233
508	S<608>	3507	115	558	S<558>	2807	115		608	S<508>	2107	115	658	S<458>	1407	115	708	S<408>	707	115
509	S<607>	3493	233	559	S<557>	2793	233		609	S<507>	2093	233	659	S<457>	1393	233	709	S<407>	693	233
510	S<606>	3479	115	560	S<556>	2779	115		610	S<506>	2079	115	660	S<456>	1379	115	710	S<406>	679	115
511	S<605>	3465	233	561	S<555>	2765	233		611	S<505>	2065	233	661	S<455>	1365	233	711	S<405>	665	233
512	S<604>	3451	115	562	S<554>	2751	115		612	S<504>	2051	115	662	S<454>	1351	115	712	S<404>	651	115
513	S<603>	3437	233	563	S<553>	2737	233		613	S<503>	2037	233	663	S<453>	1337	233	713	S<403>	637	233
514	S<602>	3423	115	564	S<552>	2723	115		614	S<502>	2023	115	664	S<452>	1323	115	714	S<402>	623	115
515	S<601>	3409	233	565	S<551>	2709	233		615	S<501>	2009	233	665	S<451>	1309	233	715	S<401>	609	233
516	S<600>	3395	115	566	S<550>	2695	115		616	S<500>	1995	115	666	S<450>	1295	115	716	S<400>	595	115
517	S<599>	3381	233	567	S<549>	2681	233		617	S<499>	1981	233	667	S<449>	1281	233	717	S<399>	581	233
518	S<598>	3367	115	568	S<548>	2667	115		618	S<498>	1967	115	668	S<448>	1267	115	718	S<398>	567	115
519	S<597>	3353	233	569	S<547>	2653	233		619	S<497>	1953	233	669	S<447>	1253	233	719	S<397>	553	233
520	S<596>	3339	115	570	S<546>	2639	115		620	S<496>	1939	115	670	S<446>	1239	115	720	S<396>	539	115
										15 / 194	,									



521	S<595>	3325	233	571	S<545>	2625	233	621	S<495>	1925	233	671	S<445>	1225	233	721	S<395>	525	233
522	S<594>	3311	115	572	S<544>	2611	115	622	S<494>	1911	115	672	S<444>	1211	115	722	S<394>	511	115
523	S<593>	3297	233	573	S<543>	2597	233	623	S<493>	1897	233	673	S<443>	1197	233	723	S<393>	497	233
524	S<592>	3283	115	574	S<542>	2583	115	624	S<492>	1883	115	674	S<442>	1183	115	724	S<392>	483	115
525	S<591>	3269	233	575	S<541>	2569	233	625	S<491>	1869	233	675	S<441>	1169	233	725	S<391>	469	233
526	S<590>	3255	115	576	S<540>	2555	115	626	S<490>	1855	115	676	S<440>	1155	115	726	S<390>	455	115
527	S<589>	3241	233	577	S<539>	2541	233	627	S<489>	1841	233	677	S<439>	1141	233	727	S<389>	441	233
528	S<588>	3227	115	578	S<538>	2527	115	628	S<488>	1827	115	678	S<438>	1127	115	728	S<388>	427	115
529	S<587>	3213	233	579	S<537>	2513	233	629	S<487>	1813	233	679	S<437>	1113	233	729	S<387>	413	233
530	S<586>	3199	115	580	S<536>	2499	115	630	S<486>	1799	115	680	S<436>	1099	115	730	S<386>	399	115
531	S<585>	3185	233	581	S<535>	2485	233	631	S<485>	1785	233	681	S<435>	1085	233	731	S<385>	385	233
532	S<584>	3171	115	582	S<534>	2471	115	632	S<484>	1771	115	682	S<434>	1071	115	732	S<384>	371	115
533	S<583>	3157	233	583	S<533>	2457	233	633	S<483>	1757	233	683	S<433>	1057	233	733	S<383>	357	233
534	S<582>	3143	115	584	S<532>	2443	115	634	S<482>	1743	115	684	S<432>	1043	115	734	S<382>	343	115
535	S<581>	3129	233	585	S<531>	2429	233	635	S<481>	1729	233	685	S<431>	1029	233	735	S<381>	329	233
536	S<580>	3115	115	586	S<530>	2415	115	636	S<480>	1715	115	686	S<430>	1015	115	736	S<380>	315	115
537	S<579>	3101	233	587	S<529>	2401	233	637	S<479>	1701	233	687	S<429>	1001	233	737	S<379>	301	233
538	S<578>	3087	115	588	S<528>	2387	115	638	S<478>	1687	115	688	S<428>	987	115	738	S<378>	287	115
539	S<577>	3073	233	589	S<527>	2373	233	639	S<477>	1673	233	689	S<427>	973	233	739	S<377>	273	233
540	S<576>	3059	115	590	S<526>	2359	115	640	S<476>	1659	115	690	S<426>	959	115	740	S<376>	259	115
541	S<575>	3045	233	591	S<525>	2345	233	641	S<475>	1645	233	691	S<425>	945	233	741	S<375>	245	233
542	S<574>	3031	115	592	S<524>	2331	115	642	S<474>	1631	115	692	S<424>	931	115	742	S<374>	231	115
543	S<573>	3017	233	593	S<523>	2317	233	643	S<473>	1617	233	693	S<423>	917	233	743	S<373>	217	233
544	S<572>	3003	115	594	S<522>	2303	115	644	S<472>	1603	115	694	S<422>	903	115	744	S<372>	203	115
545	S<571>	2989	233	595	S<521>	2289	233	645	S<471>	1589	233	695	S<421>	889	233	745	S<371>	189	233
546	S<570>	2975	115	596	S<520>	2275	115	646	S<470>	1575	115	696	S<420>	875	115	746	S<370>	175	115
547	S<569>	2961	233	597	S<519>	2261	233	647	S<469>	1561	233	697	S<419>	861	233	747	S<369>	161	233
548	S<568>	2947	115	598	S<518>	2247	115	648	S<468>	1547	115	698	S<418>	847	115	748	S<368>	147	115
549	S<567>	2933	233	599	S<517>	2233	233	649	S<467>	1533	233	699	S<417>	833	233	749	S<367>	133	233
550	S<566>	2919	115	600	S<516>	2219	115	650	S<466>	1519	115	700	S<416>	819	115	750	S<366>	119	115

Pad-No.	Pad-name	х	Y	Pad	d-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Y	Pa	ad-No.	Pad-name	Х	Y	Pad-No.	Pad-name	Х	Y
751	S<365>	105	233	8	801	S<315>	-679	233	851	S<265>	-1379	233		901	S<215>	-2079	233	951	S<165>	-2779	233
752	S<364>	91	115	8	802	S<314>	-693	115	852	S<264>	-1393	115		902	S<214>	-2093	115	952	S<164>	-2793	115
753	S<363>	77	233	8	803	S<313>	-707	233	853	S<263>	-1407	233		903	S<213>	-2107	233	953	S<163>	-2807	233
754	S<362>	63	115	8	804	S<312>	-721	115	854	S<262>	-1421	115		904	S<212>	-2121	115	954	S<162>	-2821	115
755	S<361>	49	233	8	805	S<311>	-735	233	855	S<261>	-1435	233		905	S<211>	-2135	233	955	S<161>	-2835	233
756	S<360>	-49	115	8	806	S<310>	-749	115	856	S<260>	-1449	115		906	S<210>	-2149	115	956	S<160>	-2849	115
757	S<359>	-63	233	8	807	S<309>	-763	233	857	S<259>	-1463	233		907	S<209>	-2163	233	957	S<159>	-2863	233
758	S<358>	-77	115	8	808	S<308>	-777	115	858	S<258>	-1477	115		908	S<208>	-2177	115	958	S<158>	-2877	115
759	S<357>	-91	233	8	809	S<307>	-791	233	859	S<257>	-1491	233		909	S<207>	-2191	233	959	S<157>	-2891	233
760	S<356>	-105	115	8	810	S<306>	-805	115	860	S<256>	-1505	115		910	S<206>	-2205	115	960	S<156>	-2905	115
761	S<355>	-119	233	8	811	S<305>	-819	233	861	S<255>	-1519	233		911	S<205>	-2219	233	961	S<155>	-2919	233
762	S<354>	-133	115	8	812	S<304>	-833	115	862	S<254>	-1533	115		912	S<204>	-2233	115	962	S<154>	-2933	115
763	S<353>	-147	233	8	813	S<303>	-847	233	863	S<253>	-1547	233		913	S<203>	-2247	233	963	S<153>	-2947	233
764	S<352>	-161	115	8	814	S<302>	-861	115	864	S<252>	-1561	115		914	S<202>	-2261	115	964	S<152>	-2961	115
765	S<351>	-175	233	8	815	S<301>	-875	233	865	S<251>	-1575	233		915	S<201>	-2275	233	965	S<151>	-2975	233
766	S<350>	-189	115	8	816	S<300>	-889	115	866	S<250>	-1589	115		916	S<200>	-2289	115	966	S<150>	-2989	115
767	S<349>	-203	233	8	817	S<299>	-903	233	867	S<249>	-1603	233		917	S<199>	-2303	233	967	S<149>	-3003	233
768	S<348>	-217	115	8	818	S<298>	-917	115	868	S<248>	-1617	115		918	S<198>	-2317	115	968	S<148>	-3017	115
769	S<347>	-231	233	8	819	S<297>	-931	233	869	S<247>	-1631	233		919	S<197>	-2331	233	969	S<147>	-3031	233
770	S<346>	-245	115	8	820	S<296>	-945	115	870	S<246>	-1645	115		920	S<196>	-2345	115	970	S<146>	-3045	115
771	S<345>	-259	233	8	821	S<295>	-959	233	871	S<245>	-1659	233		921	S<195>	-2359	233	971	S<145>	-3059	233
772	S<344>	-273	115	8	822	S<294>	-973	115	872	S<244>	-1673	115		922	S<194>	-2373	115	972	S<144>	-3073	115
773	S<343>	-287	233	8	823	S<293>	-987	233	873	S<243>	-1687	233		923	S<193>	-2387	233	973	S<143>	-3087	233
774	S<342>	-301	115	8	824	S<292>	-1001	115	874	S<242>	-1701	115		924	S<192>	-2401	115	974	S<142>	-3101	115
775	S<341>	-315	233	8	825	S<291>	-1015	233	875	S<241>	-1715	233		925	S<191>	-2415	233	975	S<141>	-3115	233
776	S<340>	-329	115	8	826	S<290>	-1029	115	876	S<240>	-1729	115		926	S<190>	-2429	115	976	S<140>	-3129	115
777	S<339>	-343	233	8	827	S<289>	-1043	233	877	S<239>	-1743	233		927	S<189>	-2443	233	977	S<139>	-3143	233
778	S<338>	-357	115	8	828	S<288>	-1057	115	878	S<238>	-1757	115		928	S<188>	-2457	115	978	S<138>	-3157	115
779	S<337>	-371	233	8	829	S<287>	-1071	233	879	S<237>	-1771	233		929	S<187>	-2471	233	979	S<137>	-3171	233
780	S<336>	-385	115	8	830	S<286>	-1085	115	880	S<236>	-1785	115		930	S<186>	-2485	115	980	S<136>	-3185	115
781	S<335>	-399	233	8	831	S<285>	-1099	233	881	S<235>	-1799	233		931	S<185>	-2499	233	981	S<135>	-3199	233
782	S<334>	-413	115	8	832	S<284>	-1113	115	882	S<234>	-1813	115		932	S<184>	-2513	115	982	S<134>	-3213	115



783	S<333>	-427	233	833	S<283>	-1127	233	883	S<233>	-1827	233	933	S<183>	-2527	233	983	S<133>	-3227	233
784	S<332>	-441	115	834	S<282>	-1141	115	884	S<232>	-1841	115	934	S<182>	-2541	115	984	S<132>	-3241	115
785	S<331>	-455	233	835	S<281>	-1155	233	885	S<231>	-1855	233	935	S<181>	-2555	233	985	S<131>	-3255	233
786	S<330>	-469	115	836	S<280>	-1169	115	886	S<230>	-1869	115	936	S<180>	-2569	115	986	S<130>	-3269	115
787	S<329>	-483	233	837	S<279>	-1183	233	887	S<229>	-1883	233	937	S<179>	-2583	233	987	S<129>	-3283	233
788	S<328>	-497	115	838	S<278>	-1197	115	888	S<228>	-1897	115	938	S<178>	-2597	115	988	S<128>	-3297	115
789	S<327>	-511	233	839	S<277>	-1211	233	889	S<227>	-1911	233	939	S<177>	-2611	233	989	S<127>	-3311	233
790	S<326>	-525	115	840	S<276>	-1225	115	890	S<226>	-1925	115	940	S<176>	-2625	115	990	S<126>	-3325	115
791	S<325>	-539	233	841	S<275>	-1239	233	891	S<225>	-1939	233	941	S<175>	-2639	233	991	S<125>	-3339	233
792	S<324>	-553	115	842	S<274>	-1253	115	892	S<224>	-1953	115	942	S<174>	-2653	115	992	S<124>	-3353	115
793	S<323>	-567	233	843	S<273>	-1267	233	893	S<223>	-1967	233	943	S<173>	-2667	233	993	S<123>	-3367	233
794	S<322>	-581	115	844	S<272>	-1281	115	894	S<222>	-1981	115	944	S<172>	-2681	115	994	S<122>	-3381	115
795	S<321>	-595	233	845	S<271>	-1295	233	895	S<221>	-1995	233	945	S<171>	-2695	233	995	S<121>	-3395	233
796	S<320>	-609	115	846	S<270>	-1309	115	896	S<220>	-2009	115	946	S<170>	-2709	115	996	S<120>	-3409	115
797	S<319>	-623	233	847	S<269>	-1323	233	897	S<219>	-2023	233	947	S<169>	-2723	233	997	S<119>	-3423	233
798	S<318>	-637	115	848	S<268>	-1337	115	898	S<218>	-2037	115	948	S<168>	-2737	115	998	S<118>	-3437	115
799	S<317>	-651	233	849	S<267>	-1351	233	899	S<217>	-2051	233	949	S<167>	-2751	233	999	S<117>	-3451	233
800	S<316>	-665	115	850	S<266>	-1365	115	900	S<216>	-2065	115	950	S<166>	-2765	115	1000	S<116>	-3465	115

		1	1				1	1										<u> </u>			
Dad Na	Dad name		Y		Dad Na	Dad name	V	Y	Dod No	Dad name	V	Y	Dod No.	Dod name		Y		Dod No	Pad-name	V	Υ
Pad-No.	Pad-name	X			Pad-No.	Pad-name	X		Pad-No.	Pad-name	X		Pad-No.	Pad-name	X			Pad-No.		X	
1001	S<115>	-3479	233		1051	S<65>	-4179	233	1101	S<15>	-4879	233	1151	G<249>	-5621	233		1201	G<149>	-6321	233
1002	S<114>	-3493	115		1052	S<64>	-4193	115	1102	S<14>	-4893	115	1152	G<247>	-5635	115		1202	G<147>	-6335	115
1003	S<113>	-3507	233		1053	S<63>	-4207	233	1103	S<13>	-4907	233	1153	G<245>	-5649	233		1203	G<145>	-6349	233
1004	S<112>	-3521	115		1054	S<62>	-4221	115	1104	S<12>	-4921	115	1154	G<243>	-5663	115		1204	G<143>	-6363	115
1005	S<111>	-3535	233		1055	S<61>	-4235	233	1105	S<11>	-4935	233	1155	G<241>	-5677	233		1205	G<141>	-6377	233
1006	S<110>	-3549	115		1056	S<60>	-4249	115	1106	S<10>	-4949	115	1156	G<239>	-5691	115		1206	G<139>	-6391	115
1007	S<109>	-3563	233		1057	S<59>	-4263	233	1107	S<9>	-4963	233	1157	G<237>	-5705	233		1207	G<137>	-6405	233
1008	S<108>	-3577	115		1058	S<58>	-4277	115	1108	S<8>	-4977	115	1158	G<235>	-5719	115		1208	G<135>	-6419	115
1009	S<107>	-3591	233		1059	S<57>	-4291	233	1109	S<7>	-4991	233	1159	G<233>	-5733	233		1209	G<133>	-6433	233
1010	S<106>	-3605	115		1060	S<56>	-4305	115	1110	S<6>	-5005	115	1160	G<231>	-5747	115		1210	G<131>	-6447	115
1011	S<105>	-3619	233		1061	S<55>	-4319	233	1111	S<5>	-5019	233	1161	G<229>	-5761	233		1211	G<129>	-6461	233
1012	S<104>	-3633	115		1062	S<54>	-4333	115	1112	S<4>	-5033	115	1162	G<227>	-5775	115		1212	G<127>	-6475	115
1013	S<103>	-3647	233		1063	S<53>	-4347	233	1113	S<3>	-5047	233	1163	G<225>	-5789	233		1213	G<125>	-6489	233
1014	S<102>	-3661	115		1064	S<52>	-4361	115	1114	S<2>	-5061	115	1164	G<223>	-5803	115		1214	G<123>	-6503	115
1015	S<101>	-3675	233		1065	S<51>	-4375	233	1115	S<1>	-5075	233	1165	G<221>	-5817	233		1215	G<121>	-6517	233
1016	S<100>	-3689	115		1066	S<50>	-4389	115	1116	G<319>	-5131	115	1166	G<219>	-5831	115		1216	G<119>	-6531	115
1017	S<99>	-3703	233		1067	S<49>	-4403	233	1117	G<317>	-5145	233	1167	G<217>	-5845	233		1217	G<117>	-6545	233
1018	S<98>	-3717	115		1068	S<48>	-4417	115	1118	G<315>	-5159	115	1168	G<215>	-5859	115		1218	G<115>	-6559	115
1019	S<97>	-3731	233		1069	S<47>	-4431	233	1119	G<313>	-5173	233	1169	G<213>	-5873	233		1219	G<113>	-6573	233
1020	S<96>	-3745	115		1070	S<46>	-4445	115	1120	G<311>	-5187	115	1170	G<211>	-5887	115		1220	G<111>	-6587	115
1021	S<95>	-3759	233		1071	S<45>	-4459	233	1121	G<309>	-5201	233	1171	G<209>	-5901	233		1221	G<109>	-6601	233
1022	S<94>	-3773	115		1072	S<44>	-4473	115	1122	G<307>	-5215	115	1172	G<207>	-5915	115		1222	G<107>	-6615	115
1023	S<93>	-3787	233		1073	S<43>	-4487	233	1123	G<305>	-5229	233	1173	G<205>	-5929	233		1223	G<105>	-6629	233
1024	S<92>	-3801	115		1074	S<42>	-4501	115	1124	G<303>	-5243	115	1174	G<203>	-5943	115		1224	G<103>	-6643	115
1025	S<91>	-3815	233		1075	S<41>	-4515	233	1125	G<301>	-5257	233	1175	G<201>	-5957	233		1225	G<101>	-6657	233
1026	S<90>	-3829	115		1076	S<40>	-4529	115	1126	G<299>	-5271	115	1176	G<199>	-5971	115		1226	G<99>	-6671	115
1027	S<89>	-3843	233		1077	S<39>	-4543	233	1127	G<297>	-5285	233	1177	G<197>	-5985	233		1227	G<97>	-6685	233
1028	S<88>	-3857	115		1078	S<38>	-4557	115	1128	G<295>	-5299	115	1178	G<195>	-5999	115		1228	G<95>	-6699	115
1029	S<87>	-3871	233		1079	S<37>	-4571	233	1129	G<293>	-5313	233	1179	G<193>	-6013	233		1229	G<93>	-6713	233
1030	S<86>	-3885	115		1080	S<36>	-4585	115	1130	G<291>	-5327	115	1180	G<191>	-6027	115		1230	G<91>	-6727	115
1031	S<85>	-3899	233		1081	S<35>	-4599	233	1131	G<289>	-5341	233	1181	G<189>	-6041	233		1231	G<89>	-6741	233
1032	S<84>	-3913	115	$  \cdot  $	1082	S<34>	-4613	115	1132	G<287>	-5355	115	1182	G<187>	-6055	115		1232	G<87>	-6755	115
1033	S<83>	-3927	233	$  \cdot  $	1083	S<33>	-4627	233	1133	G<285>	-5369	233	1183	G<185>	-6069	233		1233	G<85>	-6769	233
1034	S<82>	-3941	115	H	1084	S<32>	-4641	115	1134	G<283>	-5383	115	1184	G<183>	-6083	115		1234	G<83>	-6783	115
1035	S<81>	-3955	233		1085	S<31>	-4655	233	1135	G<281>	-5397	233	1185	G<181>	-6097	233		1235	G<81>	-6797	233
1036	S<80>	-3969	115	H	1086	S<30>	-4669	115	1136	G<279>	-5411	115	1186	G<179>	-6111	115		1236	G<79>	-6811	115
1037	S<79>	-3983	233	H	1087	S<29>	-4683	233	1137	G<277>	-5425	233	1187	G<177>	-6125	233		1237	G<77>	-6825	233
1038	S<78>	-3997	115		1088	S<28>	-4697	115	1138	G<275>	-5439	115	1188	G<175>	-6139	115		1238	G<75>	-6839	115
1039	S<77>	-4011	233		1089	S<27>	-4711	233	1139	G<273>	-5453	233	1189	G<173>	-6153	233		1239	G<73>	-6853	233
1040	S<76>	-4025	115	H	1090	S<26>	-4725	115	1140	G<271>	-5467	115	1190	G<171>	-6167	115		1240	G<71>	-6867	115
1040	S<75>	-4023	233	H	1090	S<25>	-4723	233	1141	G<269>	-5481	233	1190	G<169>	-6181	233	$\vdash$	1240	G<69>	-6881	233
1041	S<74>	-4053	115	H	1091	S<24>	-4753	115	1142	G<267>	-5495	115	1191	G<167>	-6195	115	$\vdash$	1241	G<67>	-6895	115
1042	S<73>	-4053	233	H	1092	S<23>	-4767	233	1142	G<265>	-5509	233	1192	G<165>	-6209	233	$\vdash$	1242	G<65>	-6909	233
1043	S<73>	-4087	115	H	1093	S<23>	-4781	115	1143	G<263>	-5523	115	1193	G<163>	-6223	115		1243	G<63>	-6923	115
1044	3<12>	-4001	113		1074	5<24>	-+/01	11.7	1144	17 / 1		113	1194	0<103>	-0223	113		1244	3/03/	-0743	113




1145	G<261>	-5537	231.5	1095	S<21>	-4795	233	1	1145	G<261>	-5537	233	1195	G<161>	-6237	233	1245	G<61>	-6937	233
1146	G<259>	-5551	109.5	1096	S<20>	-4809	115	1	1146	G<259>	-5551	115	1196	G<159>	-6251	115	1246	G<59>	-6951	115
1147	G<257>	-5565	231.5	1097	S<19>	-4823	233	1	1147	G<257>	-5565	233	1197	G<157>	-6265	233	1247	G<57>	-6965	233
1148	G<255>	-5579	109.5	1098	S<18>	-4837	115	1	1148	G<255>	-5579	115	1198	G<155>	-6279	115	1248	G<55>	-6979	115
1149	G<253>	-5593	231.5	1099	S<17>	-4851	233	1	1149	G<253>	-5593	233	1199	G<153>	-6293	233	1249	G<53>	-6993	233
1150	G<251>	-5607	109.5	1100	S<16>	-4865	115	1	1150	G<251>	-5607	115	1200	G<151>	-6307	115	1250	G<51>	-7007	115

	•		
Pad-No.	Pad-name	Х	Υ
1251	G<49>	-7021	233
1252	G<47>	-7035	115
1253	G<45>	-7049	233
1254	G<43>	-7063	115
1255	G<41>	-7077	233
1256	G<39>	-7091	115
1257	G<37>	-7105	233
1258	G<35>	-7119	115
1259	G<33>	-7133	233
1260	G<31>	-7147	115
1261	G<29>	-7161	233
1262	G<27>	-7175	115
1263	G<25>	-7189	233
1264	G<23>	-7203	115
1265	G<21>	-7217	233
1266	G<19>	-7231	115
1267	G<17>	-7245	233
1268	G<15>	-7259	115
1269	G<13>	-7273	233
1270	G<11>	-7287	115
1271	G<9>	-7301	233
1272	G<7>	-7315	115
1273	G<5>	-7329	233
1274	G<3>	-7343	115
1275	G<1>	-7357	233
1276	DUMMY<23>	-7371	115
1277	DUMMY<22>	-7385	233
1278	DUMMY<24>	-7399	115
	ı		



#### **BUMP Size**



Chip Size:  $15360\,\mathrm{um}\ \mathrm{x}$   $640\mathrm{um}$ 


Chip thickness 782um(typ.)


Pad Location Pad Center


Coordinate Origin Chip center


Au bump height 9um(typ.)

Alignment Marks











# 4. Interface setting

#### 4.1. MCU interfaces

GC9306 provides the 8-9-/16-/18-bit parallel system interface for 8080-I /8080-I series, and 3-/4-line serial system interface for serial data input. The input system interface is selected by external pins IM [3:0] and the bit formal per pixel color order is selected by DBI [2:0] 3-bits of 3Ah register.

#### 4.1.1. MCU interface selection

The selection of interface is done by setting external pins IM [3:0] as shown in the following table.

Table 6

11.40	11.40	10.44	10.40	MOII leterfe ee Mede		Pins in use
IM3	IM2	IM1	IM0	MCU-Interface Mode	Register/Content	GRAM
0	0	0	0	8080 MCU 8-bit bus interface I	D[7:0]	D[7:0],WRX,RDX,CSX,D/CX
0	0	0	1	8080 MCU 16-bit bus interface I	D[7:0]	D[15:0],WRX,RDX,CSX,D/CX
0	0	1	0	8080 MCU 9-bit bus interface I	D[7:0]	D[8:0],WRX,RDX,CSX,D/CX
0	0	1	1	8080 MCU 18-bit bus interface I	D[7:0]	D[17:0],WRX,RDX,CSX,D/CX
0	1	0	1	3-wire 9-bit data serial interface I		SCL,SDA,CSX
0	1	1	0	4-wire 8-bit data serial interface I		SCL,SDA,D/CX,CSX
1	0	0	0	8080 MCU 16-bit bus interface II	D[8:1]	D[17:10],D[8:1],WRX,RDX,CSX,D/CX
1	0	0	1	8080 MCU 8-bit bus interface II	D[17:10]	D[17:10],WRX,RDX,CSX,D/CX
1	0	1	0	8080 MCU 18-bit bus interface II	D[8:1]	D[17:0],WRX,RDX,CSX,D/CX
1	0	1	1	8080 MCU 9-bit bus interface II	D[17:10]	D[17:9],WRX,RDX,CSX,D/CX
1	1	0	1	3-wire 9-bit data serial interface II		SCL,SDI,SDO,CSX
1	1	1	0	4-wire 8-bit data serial interface II	S	CL,SDI,SDO,D/CX,CSX



#### 4.1.2. 8080-I Series Parallel Interface

GC9306 can be accessed via 8-/9-/16-/18-bit MCU 8080-I series parallel interface. The chip select CSX (active low) is used to enable or disable GC9306 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9306 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-I series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-I Interface selection is done when IM3 pin is low state (VSSC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-I series parallel interface is shown as the table in the following.

Table 7


IM3	IM2	IM1	IMO	MCU-Interface	CSX	WRX	RDX	D/CX	Function
					"L"	Ţ	"H"	"L"	Write command code.
0	0	0	0	8080 MCU 8-bit	"L"	"H"	1	"H"	Read internal status.
0	U	0	0	bus interface I	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
				0000 MCU	"L"		"H"	"L"	Write command code.
0	0	0	1	8080 MCU 16-bit bus	"L"	"H"	1	"H"	Read internal status.
0	U	0		interface I	"L"		"H"	"H"	Write parameter or display data.
				interface i	"L"	"H"	1	"H"	Reads parameter or display data.
					"L"	<u></u>	"H"	"L"	Write command code.
0	0	1	0	8080 MCU 9-bit	"L"	"H"	1	"H"	Read internal status.
0	U	1	0	bus interface I	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
					"L"	"H"	1	"H"	Reads parameter or display data.
					"L"	Ţ	"H"	"L"	Write command code.
0	0	1	1	8080 MCU 18-bit bus	"L"	"H"		"H"	Read internal status.
ľ	U	'	'	interface I	"L"	<u></u>	"H"	"H"	Write parameter or display data.
				interiace i	"L"	"H"	1	"H"	Reads parameter or display data.

#### 4.1.3. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is SRAM data or command's parameter.


The following figure shows a write cycle for the 8080-I MCU interface.

Figure 2.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 3.






#### 4.1.4. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle, while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-I MCU interface.

Figure 4.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 5.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



#### 4.1.5. 8080- II Series Parallel Interface

GC9306 can be accessed via 8-/9-/16-/18-bit MCU 8080- II series parallel interface. The chip select CSX (active low) is used to enable or disable GC9306 chip. The RESX (active low) is an external reset signal. WRX is the parallel data write strobe, RDX is the parallel data read strobe and D[17:0] is parallel data bus.

GC9306 latches the input data at the rising edge of WRX signal. The D/CX is the signal of data/command selection. When D/CX='1', D [17:0] bits are display RAM data or command's parameters. When D/CX='0', D[17:0] bits are commands.

The 8080-II series bi-directional interface can be used for communication between the MCU controller and LCD driver chip. The 8080-II Interface selection is done when IM3 pin is high state (IOVCC level). Interface bus width can be selected by IM [2:0] bits.

The selection of 8080-II series parallel interface is shown as the table in the following.

Table 8


IM3	IM2	IM1	IM0	MCU-Interface	CSX	WRX	RDX	D/CX	Function
					"L"		"H"	"L"	Write command code.
1	0	0		8080 MCU 16-bit	"L"	"H"	1	"H"	Read internal status.
'	0	U	0	bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	1	"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
4	0	0	1	8080 MCU 8-bit	"L"	"H"		"H"	Read internal status.
'	U	U	'	bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
1	0	1	0	8080 MCU 18-bit	"L"	"H"		"H"	Read internal status.
'	U	'	0	bus interface II	"L"		"H"	"H"	Write parameter or display data.
					"L"	"H"	1	"H"	Reads parameter or display data.
					"L"		"H"	"L"	Write command code.
				8080 MCU 9-bit	"L"	"H"	<u>_</u>	"H"	Read internal status.
1	0	1	1	bus interface II	"L"	<u>_</u>	"H"	"H"	Write parameter or display data.
					"L"	"H"		"H"	Reads parameter or display data.

#### 4.1.6. Write Cycle Sequence

The WRX signal is driven from high to low and then be pulled back to high during the write cycle. The host processor provides information during the write cycle when the display module captures the information from host processor on the rising edge of WRX. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command information. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command's parameter.


The following figure shows a write cycle for the 8080-II MCU interface.

Figure 6.



Note: WRX is an unsynchronized signal (It can be stopped)

Figure 7.






#### 4.1.7. Read Cycle Sequence

The RDX signal is driven from high to low and then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX signal. When the D/CX signal is driven to low level, then input data on the interface is interpreted as command. The D/CX signal also can be pulled high level when the data on the interface is RAM data or command parameter.


The following figure shows the read cycle for the 8080-II MCU interface.

Figure 8.



Note: RDX is an unsynchronized signal (It can be stopped).

Figure 9.



Note: Read data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.



#### 4.1.8. Serial Interface

The selection of interface is done by IM [3:0] bits. Please refer to the Table in the following.

Table 8.

IM3	IM2	IM1	IMO	MCU-Interface Mode	CSX	D/CX	SCL	Function
0	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
0	1	1	0	4-line serial interface	"L"	"H/L"		Read/Write command, parameter or display data.
1	1	0	1	3-line serial interface	"L"	-		Read/Write command, parameter or display data.
1	1	1	0	4-line serial interface	"L"	"H/L"	<b>-</b>	Read/Write command, parameter or display data.

GC9306 supplies 3-lines/ 9-bit and 4-line/8-bit bi-directional serial interfaces for communication between host and GC9306. The 3-line serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO). The 4-line serial mode consists of the Data/Command selection input (D/CX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDI/SDO) for data transmission. The data bus (D [17:0]), which are not used, must be connected to GND. Serial clock (SCL) is used for interface with MCU only, so it can be stopped when no communication is necessary.



#### 4.1.9. Write Cycle Sequence

The write mode of the interface means that host writes commands or data to GC9306. The 3-lines serial data packet contains a data/command select bit (D/CX) and a transmission byte. If the D/CX bit is "low", the transmission byte is interpreted as a command byte. If the D/CX bit is "high", the transmission byte is stored as the display data RAM(Memory write command),or command register as parameter.

Any instruction can be sent in any order to GC9306 and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4-line serial interface.

Figure 10.





Figure 11.



Host processor drives the CSX pin to low and starts by setting the D/CX bit on SDA. The bit is read by GC9306 on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the host. On the next falling edge of SCL, the next bit (D6) is set on SDA. If the optional D/CX signal is used, a byte is eight read cycle width. The 3/4-line serial interface writes sequence described in the figure as below.



Figure 12.





Figure 13.



#### 4.1.10. Read Cycle Sequence

The read mode of interface means that the host reads register's parameter from GC9306. The host has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. GC9306 latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has three types of transmitted command data (8-/24-/32-bit) according command code.

Figure 14.




Figure 15.




Figure 16.






Figure 17.




Figure 18.






Figure 19.



#### 4.1.11. Data Transfer Break and Recovery


If there is a break in data transmission by RESX pulse, while transferring a command or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive command data again when the chip select pin (CSX) is activated after RESX have been high state.

Figure 20.



If there is a break in data transmission by CSX pulse, while transferring a command or frame memory data or multiple parameter command data, before Bit D0 of the byte has been completed, then the driver will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select pin (CSX) is next activated.


Figure 21.



If a two or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than continue to send the remained parameters that was interrupted, then the parameters which had been successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as shown below.




Figure 22.



If a two or more parameter command is being sent and a break occurs by the other command before the last one is sent, then the parameters which had been successfully sent are stored and the other parameter of that command remains previous value.

Figure 23.






#### 4.1.12. Data Transfer Pause

It will be possible when transferring a command, frame memory data or multiple parameter data to invoke a pause in the data transmission. If the chip select pin (CSX) is released to high state after a whole byte of a frame memory data or multiple parameter data has been completed, then GC9306 will wait and continue the frame memory data or parameter data transmission from the point where it was paused. If the chip select pin is released after a whole byte of a command has been completed, then the display module will receive either the command's parameters(if appropriate) or a new command when the chip select pin is next enabled as shown below.

This applies to the following 4 conditions:

- 1) Command-Pause-Command
- 2) Command-Pause-Parameter
- 3) Parameter-Pause-Command
- 4) Parameter-Pause-Parameter


Figure 24.






#### **4.1.13. Serial Interface Pause (3\_wire)**

Figure 25.



#### 4.1.14. Parallel Interface Pause

Figure 26.



#### 4.1.15. Data Transfer Mode

GC9306 can provide two different kinds of color depth (16-bit/pixel and 18-bit/pixel) display data to the graphic RAM. The data format is described for each interface. Data can be downloaded to the frame memory by 2 methods.



#### 4.1.16. Data Transfer Method 1

The image data is sent to the frame memory in the successive frame writing, each time the frame memory is filled by image data, the frame memory pointer is reset to the start point and the next frame is written. **Figure 27.** 



#### 4.1.17. Data Transfer Method 2

Image data is sent and at the end of each frame memory download, a command is sent to stop frame memory writing. Then start memory write command is sent, and a new frame is downloaded.

Figure 28.

Start						_	Stop	
Start Frame Memory Write	Image Data Frame 1	Any Command	Start Frame Memory Write	Image Data Frame 2	Any Command		Any Command	

Note 1: These methods are applied to all data transfer color modes on both serial and parallel interfaces.

Note 2: The frame memory can contain both odd and even number of pixels for both methods. Only complete pixel data will be stored in the frame memory.

### 4.2. RGB Interface

#### 4.2.1. RGB Interface Selection

GC9306 has two kinds of RGB interface and these interfaces can be selected by RCM [1:0] bits. When RCM [1:0] bits are set to "10", the DE mode is selected which utilizes VSYNC, HSYNC, DOTCLK, DE, D [17:0] pins; when RCM [1:0] bits are set to "11", the SYNC mode is selected which utilizes which utilizes VSYNC, HSYNC,DOTCLK, D [17:0] pins. Using RGB interface must selection serial interface. GC9306 supports several pixel formats that can be selected by RIM bit of F6h command. The selection of a given interfaces is done by setting RCM [1:0] as show in the following table.

Table 9

RCN	/I[1:0]	RIM	С	)PI[1:0	)]	RGB interface Mode	RGB Mode	Used Pins
1	0	0	1	1	0	18-bit RGB interface (262K colors)	DE Mode Valid	VSYNC,HSYNC,DE,DOTCLK,D[17:0]
1	0	0	1	0	1	16-bit RGB interface (65K colors)	data is determined	VSYNC,HSYNC,DE,DOTCLK,D[17:13] & D[11:1]
1	0	1		-		6-bit RGB interface (262K colors)	by the DE signal	VSYNC,HSYNC,DE,DOTCLK,D[5:0]
1	1	0	1	1	0	18-bit RGB interface (262K colors)	SYNC Mode In SYNC mode, DE	VSYNC,HSYNC,DOTCLK, D[17:0]
1	1	0	1	0	1	16-bit RGB interface (65K colors)	signal is ignored;blanking	VSYNC,HSYNC,DOTCLK, D[17:13] & D[11:1]
1	1	1		-		6-bit RGB interface (262K colors)	porch is determined by B5h command	VSYNC,HSYNC,DOTCLK, D[5:0]

18-bit data bus interface (D[17:0] is used), RIM=0


Figure 29.

16-bit data bus interface (D[17:13] & D[11:1] is used) , DPI[2:0] = 101, and RIM=0 **Figure 30.** 

D17 D16 D15 D14 D13 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 [16bpp Frame Memory Write R4 R3 R2 R1 R10 G5] G41 G3 G2 G11 G0 B4 B3 B2 B1 B0 The LSB data of red/blue color are same as MSB data.

6-bit data bus interface (D[5:0] is used), RIM=1

#### Figure 31.





Pixel clock (DOTCLK) is running all the time without stopping and used to enter VSYNC, HSYNC, DE and D[17:0] states when there is a rising edge of the DOTCLK. Vertical synchronization (VSYNC) is used to tell when there is received a new frame of the display. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal.

Horizontal synchronization (HSYNC) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the DOTCLK signal. In DE mode, Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the DOTCLK signal. D [17:0] are used to tell what is the information of the image that is transferred on the display (When DE= '0' (low) and there is a rising edge of DOTCLK). D [17:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the DOTCLK signal. In SYNC mode, the valid display data in inputted in pixel unit via D [17:0] according to HFP/HBP settings of HSYNC signal and VFP/VBP setting of VSYNC. In both RGB interface modes, the input display data is written to GRAM first then outputs corresponding source voltage according the gray data from GRAM.

Figure 32.




Table 10.

Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
Horizontal Synchronization	Hsync		2	10	16	DOTCLK
Horizontal Back Porch	HBP		2	20	24	DOTCLK
Horizontal Address	HAdr		-	240	-	DOTCLK
Horizontal Front Porch	HFP		2	10	16	DOTCLK
Vertical Synchronization	Vsync		1	2	4	Line
Vertical Back Porch	VBP		1	2	-	Line
Vertical Address	VAdr		-	320	-	Line



Vertical Front Porch	VFP		3	4	-	Line	
----------------------	-----	--	---	---	---	------	--


#### Notes:

- 1. Vertical period (one frame) shall be equal to the sum of VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of HBP + HAdr + HFP.
- 3. Control signals Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.


## 4.2.2. RGB Interface Timing

The timing chart of 18/16-bit RGB interface mode1 and mode 2 is shown as below.

## Figure 33.







Mode2 RGB SYNC+DE mode


Note 1: The DE signal is not needed when RGB interface SYNC mode is selected.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.



The timing chart of 6-bit RGB interface mode is shown as below:

## Figure34.



Note 1: 6-bit RGB interface mode only used in the DE interface.

Note 2: VSPL='0', HSPL='0', DPL='0' and EPL='0' of "Interface Mode Control (B0h)" command.


Note 3: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with DOTCLK.

Note 4: In 6-bit RGB interface mode, set the cycles of VSYNC, HSYNC and DE to 3 multiples of DOTCLK.

## **4.3.** VSYNC Interface

GC9306 supports the VSYNC interface in synchronization with the frame-synchronizing signal VSYNC to display the moving picture with the 8080- I /8080- II system interface. When the VSYNC interface is selected to display a moving picture, the minimum GRAM update speed is limited and the VSYNC interface is enabled by setting DM[1:0] = "10" and RM = "0".

Figure 35.



Note 1:In the VSYNC mode, the pin ENABLE should connect to IOVCC.

In the VSYNC mode, the display operation is synchronized with the internal clock and VSYNC input and the frame rate is determined by the pulse rate of VSYNC signal. All display data are stored in GRAM to minimize total data transfer required for moving picture display.

Figure 36.





Figure 37.






Notes in using the VSYNC interface

- 1. The minimum GRAM write speed must be satisfied and the frequency variation must be taken into consideration.
- 2. The display frame rate is determined by the VSYNC signal and the period of VSYNC must be longer than the scan period of an entire display.
- 3. When switching from the internal clock operation mode (DM[1:0] = "00") to the VSYNC interface mode or inversely, the switching starts from the next VSYNC cycle, i.e. after completing the display of the frame.
- 4. The partial display, vertical scroll, and interlaced scan functions are not available in VSYNC interface mode.

#### Figure 38.



## 4.4. Display Data RAM (DDRAM)

GC9306 has an integrated 240x320x18-bit graphic type static RAM. This 172,800-byte memory allows storing a 240xRGBx320 image with an 18-bit resolution (262K-color). There is no abnormal visible effect on the display when there are simultaneous panel display read and interface read/write to the same location of the frame memory.

## 4.5. Display Data Format

GC9306 supplies 18-/16-/9-/8-bit parallel MCU interface with 8080- I /8080- II series, 3-/4-line serial interface and 6-/16-18-bit parallel RGB interface. The parallel MCU interface and serial interface mode can be selected by external pins IM [3:0] and RGB interface mode can be selected by software command parameters RCM[1:0].


#### 4.5.1. 3-line Serial Interface

The 3-line/9-bit serial bus interface of GC9306 can be used by setting external pin as IM [3:0] to "0101" for serial interface I or IM [3:0] to "1101" for serial interface II. The shown figure is the example of 3-line SPI




interface.

#### Figure 39.



#### Figure 40.




In 3-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input
- -262k colors, RGB 6, 6, 6 -bits input.

#### 1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

#### Figure 41.




- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".



## 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

## Figure 42.



Note 1: The pixel data with 18-bit color depth information.

Note 2: The most significant bits are: Rx5, Gx5 and Bx5.


Note 3: The least significant bits are: Rx0, Gx0 and Bx0.

Note 4: '-'= Don't care - Can be set "0" or "1".


#### 4.5.2. 4-line Serial Interface

The 4-line/8-bit serial bus interface of GC9306 can be used by setting external pin as IM [3:0] to "0110" for serial interface I or IM [3:0] to "1110" for serial interface II. The shown figure is the example of 4-line SPI interface.

#### Figure 43.




#### Figure 44.



In 4-line serial interface, different display data format is available for two color depths supported by the LCM listed below.

- -65k colors, RGB 5, 6, 5 -bits input.
- -262k colors, RGB 6, 6, 6 -bits input.


#### Figure 45.





- Note 1: The pixel data with 16-bit color depth information.
- Note 2: The most significant bits are: Rx4, Gx5 and Bx4.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".

#### Figure 46.



- Note 1: The pixel data with 18-bit color depth information.
- Note 2: The most significant bits are: Rx5, Gx5 and Bx5.
- Note 3: The least significant bits are: Rx0, Gx0 and Bx0.
- Note 4: '-'= Don't care -Can be set "0" or "1".




## 4.5.3. 2-data-line mode

This mode is active when 2data\_en (E9h[3]) set to "1" in 3-wire. Only frame pixle data write transitions are sent in 2-data-line mode, register write/read is still sent in 3-wire.

The chip-select nCS (active low) enables and disables the serial interface. SCL is the serial data clock. SDA and RS are serial data lines.


Serial data must be input to SDA in the sequence A0, D15 to D10 and RS in the sequence A0, D7 to D0. The GC9306 reads the data at the rising edge of SCL signal. The first bit of serial data A0 is data/command flag. It must be set to "1", D15 to D0 bits are display RAM data.

Figure 47.




Five data formats are supported in 2-data-line mode, which is indicated by 2data\_mdt (E9h[2:0]) .

# 1)RGB565 1pixel/transition(65K color,2data\_mdt[2:0]='000') Figure48.




# 2)RGB666 1pixel/transition(262K color,2data\_mdt[2:0]='001') Figure49.







3)RGB666 2/3pixel/transition(262K color,2data\_mdt[2:0]='010') Figure 50.



4)RGB888 1pixel/transition(4M color,2data\_mdt[2:0]='100') Figure51.



5)RGB888 2/3pixel/transition(4M color,2data\_mdt[2:0]='110') Figure52.






#### 4.5.4. 8-bit Parallel MCU Interface

The 8080- I system 8-bit parallel bus interface of GC9306 can be used by setting external pin as IM [3:0] to "0000". The following shown figure is the example of interface with 8080- I MCU system interface.

Figure 53.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table 11.

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
<b>D7</b>	C7	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
<b>D</b> 6	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D5	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D4	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D3	СЗ	0 <b>R</b> 0	0B3	1R0	1B3	 238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2	 238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

#### 2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table12.


Count	0	1	2	3	***	718	719	720
D/CX	0	1	1	1		1	1	1
D7	<b>C7</b>	0R5	0G5	0B5	•••	239R5	239G5	239B5
D6	C6	0R4	0G4	0B4		239R4	239G4	239B4
D5	C5	0R3	0G3	0B3	•••	239R3	239G3	239B3
D4	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2



D3	C3	0R1	0G1	0B1		239R1	239G1	239B1
D2	C2	0R0	0G0	0B0	•••	239R0	239G0	239B0
D1	C1							
D0	C0							

The 8080-II system 8-bit parallel bus interface of GC9306 can be used by settings as IM [3:0] ="1001". The following shown figure is the example of interface with 8080-II MCU system interface.

#### Figure 54.



Different display data formats are available for two color depths supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 byte transfers when DBI [2:0] bits of 3Ah register are set to "101".

Table 13.

Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	<b>C7</b>	0R4	0G2	1R4	1G2	 238R4	238G2	239R4	239G2
D16	C6	0R3	0G1	1R3	1G1	 238R3	238G1	239R3	239G1
D15	C5	0R2	0G0	1R2	1G0	 238R2	238G0	239R2	239G0
D14	C4	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D13	C3	0R0	0B3	1R0	1B3	 238R0	238B3	239R0	239B3
D12	C2	0G5	0B2	1G5	1B2	 238G5	238B2	239G5	239B2
D11	C1	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D10	C0	0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0

#### 2) 262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 3 bytes transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table 14.

Count	0	1	2	3	•••	718	719	720
D/CX	0	1	1	1	•••	1	1	1
D17	<b>C7</b>	0R5	0G5	0B5		239R5	239G5	239B5
D16	C6	0R4	0G4	0B4	•••	239R4	239G4	239B4
D15	C5	0R3	0G3	0B3		239R3	239G3	239B3




D14	C4	0R2	0G2	0B2	•••	239R2	239G2	239B2
D13	C3	0R1	0G1	0B1		239R1	239G1	239B1
D12	C2	0R0	0G0	0B0		239R0	239G0	239B0
D11	C1							
D10	C0							



#### 4.5.5. 9-bit Parallel MCU Interface

The 8080-I system 9-bit parallel bus interface of GC9306 can be selected by setting hardware pin IM [3:0] to "0010". The following shown figure is the example of interface with 8080- I MCU system interface.

## Figure 55.



### 1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".


Table15.

Tubicite 1							4	470	470	400
Count	0	1	2	3	4	•••	477	478	479	480
D/CX	0	1	1	1	1		1	1	1	1
D8		0R5	0G2	1R5	1G2		238R5	238G2	239R5	239G2
D7	<b>C7</b>	0R4	0G1	1R4	1G1		238R4	238G1	239R4	239G1
D6	C6	0R3	0G0	1R3	1G0		238R3	238G0	239R3	239G0
D5	C5	0R2	0B5	1R2	1B5		238R2	238B5	239R2	239B5
D4	C4	0R1	0B4	1R1	1B4		238R1	238B4	239R1	239B4
D3	C3	0R0	0B3	1R0	1B3		238R0	238B3	239R0	239B3
D2	C2	0G5	0B2	1G5	1B2		238G5	238B2	239G5	239B2
D1	C1	0G4	0B1	1G4	1B1		238G4	238B1	239G4	239B1
D0	C0	0G3	0B0	1G3	1B0		238G3	238B0	239G3	239B0



The 8080-  $\rm II$  system 9-bit parallel bus interface of GC9306 can be selected by setting hardware pin IM [3:0] to "1011". The following shown figure is the example of interface with 8080- MCU system interface.

## Figure 56.



#### 1)262K-Colors,:18-bit/pixel(RGB 6, 6, 6 -bits input).

There are 2 pixels (6 sub-pixels) display data is sent by 4 transfers, when DBI [2:0] bits of 3Ah register are set to "110".

#### Table16.


Count	0	1	2	3	4	 477	478	479	480
D/CX	0	1	1	1	1	 1	1	1	1
D17	C7	0R5	0G2	1R5	1G2	 238R5	238G2	239R5	239G2
D16	C6	0R4	0G1	1R4	1G1	 238R4	238G1	239R4	239G1
D15	C5	0R3	0G0	1R3	1G0	 238R3	238G0	239R3	239G0
D14	C4	0R2	0B5	1R2	1B5	 238R2	238B5	239R2	239B5
D13	C3	0R1	0B4	1R1	1B4	 238R1	238B4	239R1	239B4
D12	C2	0R0	0B3	1R0	1B3	 238R0	238B3	239R0	239B3
D11	C1	0G5	0B2	1G5	1B2	 238G5	238B2	239G5	239B2
D10	C0	0G4	0B1	1G4	1B1	 238G4	238B1	239G4	239B1
D9		0G3	0B0	1G3	1B0	 238G3	238B0	239G3	239B0



#### 4.5.6. 16-bit Parallel MCU Interface

The 8080- I system 16-bit parallel bus interface of GC9306 can be selected by setting hardware pin IM[3:0] to "0001". The following shown figure is the example of interface with 8080- I MCU system interface.

## Figure 57.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table 17.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	<b>C7</b>	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0

2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

1)MDT[1:0]= "00"



## Table18.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D15		0R5	0B5	1G5	 238R5	238B5	239G5
D14		0R4	0B4	1G4	 238R4	238B4	239G4
D13		0R3	0B3	1G3	 238R3	238B3	239G3
D12		0R2	0B2	1G2	 238R2	238B2	239G2
D11		0R1	0B1	1G1	 238R1	238B1	239G1
D10		0R0	0B0	1G0	 238R0	238B0	239G0
D9							
D8							
D7	<b>C7</b>	0G5	1R5	1B5	 238G5	239R5	239B5
D6	C6	0G4	1R4	1B4	 238G4	239R4	239B4
D5	C5	0G3	1R3	1B3	 238G3	239R3	239B3
D4	C4	0G2	1R2	1B2	 238G2	239R2	239B2
D3	C3	0G1	1R1	1B1	 238G1	239R1	239B1
D2	C2	0G0	1R0	1B0	 238G0	239R0	239B0
D1	C1						
D0	C0						

## 2)MDT[1:0]= "01"

## Table19.

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1		 1	1	1	1
D15		0R5	0B5	1R5	1B5	 238R5	238B5	239R5	239B5
D14		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D13		0R3	0B3	1R3	1B3	 238R3	238B3	239R3	239B3
D12		0R2	0B2	1R2	1B2	 238R2	238B2	239R2	239B2
D11		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D10		0R0	0B0	1R0	1B0	 238R0	238B0	239R0	239B0
D9									
D8									
D7	<b>C7</b>	0G5		1G5		 238G5		239G5	
D6	C6	0G4		1G4		 238G4		239G4	
D5	C5	0G3		1G3		 238G3		239G3	
D4	C4	0G2		1G2		 238G2		239G2	
D3	C3	0G1		1G1		 238G1		239G1	
D2	C2	0G0		1G0		 238G0		239G0	
D1	C1								
D0	C0								

3)MDT[1:0]= "10"



## Table 20.

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1		 1	1	1	1
D15		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D14		0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0
D13		0R3		1R3		 238R3		239R3	
D12		0R2		1R2		 238R2		239R2	
D11		0R1		1R1		 238R1		239R1	
D10		0R0		1R0		 238R0		239R0	
D9		0G5		1G5		 238G5		239G5	
D8		0G4		1G4		 238G4		239G4	
D7	C7	0G3		1G3		 238G3		239G3	
D6	C6	0G2		1G2		 238G2		239G2	
D5	C5	0G1		1G1		 238G1		239G1	
D4	C4	0G0		1G0		 238G0		239G0	
D3	C3	0B5		1B5		 238B5		239B5	
D2	C2	0B4		1B4		 238B4		239B4	
D1	C1	0B3		1B3		 238B3		239B3	
D0	C0	0B2		1B2		 238B2		239B2	

## 4)MDT[1:0]= "11"

#### Table21


Tablezi	.•									
Count	0	1	2	3		•••	357	358	479	480
D/CX	0	1	1	1			1	1	1	1
D15			0R3		1R3			238R3		239R3
D14			0R2		1R2			238R2		239R2
D13			0R1		1R1			238R1		239R1
D12			0R0		1R0			238R0		239R0
D11			0G5		1G5			238G5		239G5
D10			0G4		1G4			238G4		239G4
D9			0G3		1G3			238G3		239G3
D8			0G2		1G2			238G2		239G2
D7	<b>C7</b>		0G1		1G1			238G1		239G1
D6	C6		0G0		1G0			238G0		239G0
D5	C5		0B5		1B5			238B5		239B5
D4	C4		0B4		1B4			238B4		239B4
D3	C3		0B3		1B3			238B3		239B3
D2	C2		0B2		1B2			238B2		239B2
D1	C1	0R5	0B1	1R5	1B1		238R5	238B1	239R5	239B1
D0	C0	0R4	0B0	1R4	1B0		238R4	238B0	239R4	239B0

The 8080-II system 16-bit parallel bus interface of GC9306 can be selected by settings IM [3:0] ="1000".



The following shown figure is the example of interface with 8080- MCU system interface.

#### Figure 58.



Different display data format is available for two colors depth supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table22.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R4	1R4	2R4	 237R4	238R4	239R4
D16		0R3	1R3	2R3	 237R3	238R3	239R3
D15		0R2	1R2	2R2	 237R2	238R2	239R2
D14		0R1	1R1	2R1	 237R1	238R1	239R1
D13		0R0	1R0	2R0	 237R0	238R0	239R0
D12		0G5	1G5	2G5	 237G5	238G5	239G5
D11		0G4	1G4	2G4	 237G4	238G4	239G4
D10		0G3	1G3	2G3	 237G3	238G3	239G3
D8	<b>C7</b>	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4	0B4	1B4	2B4	237B4	238B4	239B4
D4	C3	0B3	1B3	2B3	237B3	238B3	239B3
D3	C2	0B2	1B2	2B2	 237B2	238B2	239B2
D2	C1	0B1	1B1	2B1	 237B1	238B1	239B1
D1	C0	0B0	1B0	2B0	 237B0	238B0	239B0

#### 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 2 transfers when DBI [2:0] bits of 3Ah register are set to "110".

#### 1)MDT[1:0]=00

#### Table23.

Count	0	1	2	3	•••	238	239	240
D/CX	0	1	1	1	•••	1	1	1



D17		0R5	0B5	1G5		238R5	238B5	239G5
D16		0R4	0B4	1G4		238R4	238B4	239G4
D15		0R3	0B3	1G3		238R3	238B3	239G3
D14		0R2	0B2	1G2	•••	238R2	238B2	239G2
D13		0R1	0B1	1G1	•••	238R1	238B1	239G1
D12		0R0	0B0	1G0		238R0	238B0	239G0
D11								
D10								
D8	<b>C7</b>	0G5	1R5	1B5		238G5	239R5	239B5
D7	C6	0G4	1R4	1B4		238G4	239R4	239B4
D6	C5	0G3	1R3	1B3		238G3	239R3	239B3
D5	C4	0G2	1R2	1B2		238G2	239R2	239B2
D4	C3	0G1	1R1	1B1		238G1	239R1	239B1
D3	C2	0G0	1R0	1B0		238G0	239R0	239B0
D2	C1							
D1	C0							

## 2)MDT[1:0]=01

## Table24.

Count	0	1	2	3		 357	358	479	480
D/CX	0	1	1	1		 1	1	1	1
D17		0R5	0B5	1R5	1B5	 238R5	238B5	239R5	239B5
D16		0R4	0B4	1R4	1B4	 238R4	238B4	239R4	239B4
D15		0R3	0B3	1R3	1B3	 238R3	238B3	239R3	239B3
D14		0R2	0B2	1R2	1B2	 238R2	238B2	239R2	239B2
D13		0R1	0B1	1R1	1B1	 238R1	238B1	239R1	239B1
D12		0R0	0B0	1R0	1B0	 238R0	238B0	239R0	239B0
D11									
D10									
D8	<b>C7</b>	0G5		1G5		 238G5		239G5	
D7	C6	0G4		1G4		 238G4		239G4	
D6	C5	0G3		1G3		 238G3		239G3	
D5	C4	0G2		1G2		 238G2		239G2	
D4	C3	0G1		1G1		 238G1		239G1	
D3	C2	0G0		1G0		 238G0		239G0	
D2	C1								
D1	CO								

## 3)MDT[1:0]=10

#### Table25.

I ubicze	•								
Count	0	1	2	3		357	358	479	480



D/CX	0	1	1	1		 1	1	1	1
D17		0R5	0B1	1R5	1B1	 238R5	238B1	239R5	239B1
D16		0R4	0B0	1R4	1B0	 238R4	238B0	239R4	239B0
D15		0R3		1R3		 238R3		239R3	
D14		0R2		1R2		 238R2		239R2	
D13		0R1		1R1		 238R1		239R1	
D12		0R0		1R0		 238R0		239R0	
D11		0G5		1G5		 238G5		239G5	
D10		0G4		1G4		 238G4		239G4	
D8	<b>C7</b>	0G3		1G3		 238G3		239G3	
D7	C6	0G2		1G2		 238G2		239G2	
D6	C5	0G1		1G1		 238G1		239G1	
D5	C4	0G0		1G0		 238G0		239G0	
D4	СЗ	0B5		1B5		 238B5		239B5	
D3	C2	0B4		1B4		 238B4		239B4	
D2	C1	0B3		1B3		 238B3		239B3	
D1	CO	0B2		1B2		 238B2		239B2	

## 4)MDT[1:0]=11

## Table26.


Count	0	1	2	3			357	358	479	480
D/CX	0	1	1	1			1	1	1	1
D17			0R3		1R3			238R3		239R3
D16			0R2		1R2			238R2		239R2
D15			0R1		1R1			238R1		239R1
D14			0R0		1R0			238R0		239R0
D13			0G5		1G5			238G5		239G5
D12			0G4		1G4	•••		238G4		239G4
D11			0G3		1G3			238G3		239G3
D10			0G2		1G2			238G2		239G2
D8	<b>C7</b>		0G1		1G1	•••		238G1		239G1
D7	C6		0G0		1G0			238G0		239G0
D6	C5		0B5		1B5			238B5		239B5
D5	C4		0B4		1B4			238B4		239B4
D4	C3		0B3		1B3			238B3		239B3
D3	C2		0B2		1B2			238B2		239B2
D2	C1	0R5	0B1	1R5	1B1	•••	238R5	238B1	239R5	239B1
D1	C0	0R4	0B0	1R4	1B0		238R4	238B0	239R4	239B0



#### 4.5.7. 18-bit Parallel MCU Interface

The 8080-I system 18-bit parallel bus interface of GC9306 can be selected by setting hardware pin IM[3:0] to "0011". The following shown figure is the example of interface with 8080-I MCU system interface.

## Figure 58.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

#### 1) 65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".

Table27.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8		0G3	1G3	2G3	 237G3	238G3	239G3
D7	<b>C</b> 7	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	237B0	238B0	239B0




One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

Table28.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8		0G2	1G2	2G2	 237G2	238G2	239G2
D7	<b>C</b> 7	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C6	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C5	0B5	1B5	2B5	237B5	238B5	239B5
D4	C4	0B4	1B4	2B4	237B4	238B4	239B4
D3	C3	0B3	1B3	2B3	237B3	238B3	239B3
D2	C2	0B2	1B2	2B2	237B2	238B2	239B2
D1	C1	0B1	1B1	2B1	237B1	238B1	239B1
D0	C0	0B0	1B0	2B0	 237B0	238B0	239B0

The 8080-II system 18-bit parallel bus interface mode can be selected by settings IM [3:0] ="1010". The following shown figure is the example of interface with 8080- MCU system interface.

Figure 59.



Different display data format is available for one color depth only supported by listed below.

- 65K-Colors, RGB 5, 6, 5 -bits input data.
- 262K-Colors, RGB 6, 6, 6 -bits input data.

### 1)65K-Colors:16-bit/pixel(RGB 5, 6, 5 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "101".



## Table29.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17							
D16							
D15		0R4	1R4	2R4	 237R4	238R4	239R4
D14		0R3	1R3	2R3	 237R3	238R3	239R3
D13		0R2	1R2	2R2	 237R2	238R2	239R2
D12		0R1	1R1	2R1	 237R1	238R1	239R1
D11		0R0	1R0	2R0	 237R0	238R0	239R0
D10		0G5	1G5	2G5	 237G5	238G5	239G5
D9		0G4	1G4	2G4	 237G4	238G4	239G4
D8	<b>C</b> 7	0G3	1G3	2G3	 237G3	238G3	239G3
D7	C6	0G2	1G2	2G2	 237G2	238G2	239G2
D6	C5	0G1	1G1	2G1	 237G1	238G1	239G1
D5	C4	0G0	1G0	2G0	 237G0	238G0	239G0
D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0		0B0	1B0	2B0	 237B0	238B0	239B0

## 2)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input).

One pixel (3 sub-pixels) display data is sent by 1 transfer when DBI [2:0] bits of 3Ah register are set to "110".

#### Table30.

Count	0	1	2	3	 238	239	240
D/CX	0	1	1	1	 1	1	1
D17		0R5	1R5	2R5	 237R5	238R5	239R5
D16		0R4	1R4	2R4	 237R4	238R4	239R4
D15		0R3	1R3	2R3	 237R3	238R3	239R3
D14		0R2	1R2	2R2	 237R2	238R2	239R2
D13		0R1	1R1	2R1	 237R1	238R1	239R1
D12		0R0	1R0	2R0	 237R0	238R0	239R0
D11		0G5	1G5	2G5	 237G5	238G5	239G5
D10		0G4	1G4	2G4	 237G4	238G4	239G4
D9		0G3	1G3	2G3	 237G3	238G3	239G3
D8	<b>C</b> 7	0G2	1G2	2G2	 237G2	238G2	239G2
D7	C6	0G1	1G1	2G1	 237G1	238G1	239G1
D6	C5	0G0	1G0	2G0	 237G0	238G0	239G0
D5	C4	0B5	1B5	2B5	237B5	238B5	239B5




D4	C3	0B4	1B4	2B4	237B4	238B4	239B4
D3	C2	0B3	1B3	2B3	237B3	238B3	239B3
D2	C1	0B2	1B2	2B2	237B2	238B2	239B2
D1	C0	0B1	1B1	2B1	237B1	238B1	239B1
D0		0B0	1B0	2B0	237B0	238B0	239B0



## 4.5.8. 6-bit Parallel RGB Interface

The 6-bit RGB interface is selected by setting the RIM bit to "1". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 6-bit RGB data bus (D [5:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". the valid display data is inputted in pixel unit via D [5:0] according to the VFP/VBP and HFP/HBP settings. Unused pins must be connected to GND to ensure normally operation. Registers can be set by the SPI system interface.

1)262K-Colors:18-bit/pixel(RGB 6, 6, 6 -bits input). Figure 60.




GC9306 has data transfer counters to count the first, second, third data transfer in 6-bit RGB interface mode. The transfer counter is always reset to the state of first data transfer on the falling edge of VSYNC. If a mismatch arises in the number of each data transfer, the counter is reset to the state of first data transfer at the start of the frame (i.e. on the falling edge of VSYNC) to restart data transfer in the correct order from the next frame. This function is expedient for moving picture display, which requires consecutive data transfer in light of minimizing effects from failed data transfer and enabling the system to return to a normal state.

Note that internal display operation is performed in units of pixels (RGB: taking 3 inputs of DOTCLK). Accordingly, the number of DOTCLK inputs in one frame period must be a multiple of 3 to complete data transfer correctly. Otherwise it will affect the display of that frame as well as the next frame.



#### 4.5.9. 16-bit Parallel RGB Interface

The 16-bit RGB interface is selected by setting the DPI [2:0] bits to "101". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data is transferred to the internal GRAM in synchronization with the display operation via 16-bit RGB data bus (D[17:13] & D[11:0]) according to the data enable signal (DE). The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:13] & D[11:0] according to the VFP/VBP and HFP/HBP settings. The unused D12 and D0 pins must be connected to GND for ensure normally operation. Registers can be set by the SPI system interface. **Figure62.** 






## 4.5.10. 18-bit Parallel RGB Interface

The 18-bit RGB interface is selected by setting the DPI [2:0] bits to "110". When RCM [1:0] are set to "10" and DE mode is selected, the display operation is synchronized with VSYNC, HSYNC and DOTCLK signals. The display data are transferred to the internal GRAM in synchronization with the display operation via 18-bit RGB data bus (D [17:0]) according to the data enable signal (DE) when RCM [1:0] are set to "10". The RGB interface SYNC mode is selected by setting the RCM [1:0] to "11", the valid display data is inputted in pixel unit via D[17:0] according to the VFP/VBP and HFP/HBP settings. Registers can be set by the SPI system interface.

### Figure 63.



# 5. Function Description

## 5.1. Display data GRAM mapping

The display data RAM stores display dots and consists of 1,382,400 bits (240x18x320 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.

Every pixel (18-bit) data in GRAM is located by a (Page, Column) address (Y, X). By specifying the arbitrary window address **SC**, **EC** bits and **SP**, **EP** bits, it is possible to access the GRAM by setting RAMWR or RAMRD commands from start positions of the window address.

GRAM address for display panel position as shown in the following table **Table31.** 

(00,00)h	(00,01)h	 (00,ED)h	(00,EE)h	(00,EF)h
(01,00)h	(01,01)h	 (01,ED)h	(01,EE)h	(01,EF)h
(02,00)h	(02,01)h	 (02,ED)h	(02,EE)h	(02,EF)h
(03,00)h	(03,01)h	 (03,ED)h	(03,EE)h	(03,EF)h
	•			
(13D,00)h	(13D,01)h	 (13D,ED)h	(13D,EE)h	(13D,EF)h
(13E,00)h	(13E,01)h	 (13E,ED)h	(13E,EE)h	(13E,EF)h
(13F,00)h	(13F,01)h	 (13F,ED)h	(13F,EE)h	(13F,EF)h

## 5.2. Address Counter (AC) of GRAM

The GC9306 contains an address counter (AC) which assigns address for writing/reading pixel data to/from GRAM. The address pointers set the position of GRAM. Every time when a pixel data is written into the GRAM, the X address or Y address of AC will be automatically increased by 1 (or decreased by 1), which is decided by the register (MV, MX and MY bits) setting.


To simplify the address control of GRAM access, the window address function allows for writing data only to a window area of GRAM specified by registers. After data being written to the GRAM, the AC will be increased or decreased within setting window address-range which is specified by the (start: **SC**, end: **EC**) and the (start: **SP**, end: **EP**). Therefore, the data can be written consecutively without thinking a data wrap



by those bit function.


Image data sending order from host and data stream update as shown in the following figure.

#### Figure 64.



The data is written in the order illustrated above. The counter which dictates where in the physical memory the data is to be written is controlled by **MV**, **MX** and **MY** bits setting

# Image data writing control: Figure 65.



CASET and PASET control for physical column/page pointers:

Table32.

MV	MX	MY	CASET	PASET
0	0	0	Direct to Physical Column Pointer	Direct to Physical Page Pointer
0	0	1	Direct to Physical Column Pointer	Direct to (319 - Physical Page Pointer)
0	1	0	Direct to (239 - Physical Column Pointer)	Direct to Physical Page Pointer
0	1	1	Direct to (239 - Physical Column Pointer)	Direct to (319 - Physical Page Pointer)
0	0	0	Direct to Physical Page Pointer	Direct to Physical Column Pointer
0	0	1	Direct to (319 - Physical Page Pointer)	Direct to Physical Column Pointer



0	1	0	Direct to Physica	al Page Pointer	Direc	Direct to (239 - Physical Column Pointer)			
0	1	1	Direct to (319 - Phys	sical Page Pointer)	Direc	t to (239 - Physical Column Pointer)			
		con	dition	Column Counte	er	Page Counter			
Whe	en RAMW	R/RAMR	D command is accepted	Return to "Start Column"		Return to "Start Page"			
	Complete	Pixel Pa	nir Write/Read action	Increment by 1		No change			
The	Column		value is larger than "End umn."	Return to "Start Column"		Increment by 1			
The P	age coun	ter value	is larger than "End page".	Return to "Start colu	umn"	Return to "Start Page"			

The following figure depicts the GRAM address update method with MV, MX and MY bit setting. Table 33.

Display data direction	MV	MX	MY	Image in the Host	Image in the Driver (GRAM)
normal	0	0	0	S	M/W position (0,0)  X/Y address (0,0)
Y-invert	0	0	1	S	H/W position (0,0)
X-invert	0	1	0	5	M/W position (0,0)  X/Y address (0,0)
Y-invert X-invert	0	1	1	S	M/W position (0,0)  X/Y address (0,0)
X-Y exchange	1	0	0		X/Y address (0,0)



X-Y exchange Y-invert	1	0	1	S	ATW position (0,0)  X/Y address (0,0)
X-Y exchange X-invert	1	1	0		M/W position (0,0) X/Y address (0,0)
X-Y exchange Y-invert X-invert	1	1	1		H/W position (0,0)  X/Y address (0,0)

## 5.3. GRAM to display address mapping

By setting the SS, the relation between the source output channel and the GRAM address can be changed as reverse display. By setting the GS, the relation between the gate output channel and the GRAM address can be changed as reverse display. By setting the BGR, the relation between the source output channel and the <R>, <G>, <B> dot allocation can be reversed for different LCD color filter arrangement. The following Tables show relations among the GRAM data allocation, the source output channel, and the R, R, R dot allocation.

GRAM X address and display panel position:

Table34.

	BGR="0"													
Source	SS="0"	S1	S2	S3	S4	S5	S6		S715	S716	S717	S718	S719	S720
Output	SS="1"	S718	S719	S720	S715	S716	S717		S4	S5	S6	S1	S2	S3
GRAM X	address		"00"h			"01"h				"EE"h			"EF"h	
RGB	RGB data R G B			R	G	В		R	G	В	R	G	В	
Pi	xel		Pixel1		Pixel2				Pixel239			Pixel240		
						BG	R="1"							
Source	SS="0"	S3	S2	S1	S6	S5	S4		S717	S716	S715	S720	S719	S718
Output	SS="1"	S720	S719	S718	S717	S716	S715		S6	S5	S4	S3	S2	S1
GRAM X	address		"00"h			"01"h				"EE"h		"EF"h		
RGB	RGB data R G B			R	G	В		R	G	В	R	G	В	
Pi	xel		Pixel1		Pixel2				Pixel239				Pixel240	



GRAM address and display panel position (GS\_Panel ='0'):

#### Table35.

S/G pins	S1	<b>S2</b>	<b>S</b> 3	S4	S5	S6	<b>S7</b>	S8	S9		S712	S713	S714	S715	S716	S717	S718	S719	S720																											
G1	(	0000h			000	1h		0002h			0	0EDh			00EEh		0	0EFh																												
G2	(	0100h			010	1h		0102h			0	1EDh			01EEh		0	1EFh																												
G3	(	0200h			020	1h		0202h			0:	2EDh			02EEh		0	2EFh																												
G4	(	0300h			030	1h		0302h			0:	3EDh			03EEh		0	3EFh																												
G5	(	0400h		0401h			0401h			0401h						0401h			0401h			0401h			0401h					0401h		0401h			0402h			0-	4EDh			04EEh		0	4EFh	
G6	(	0500h			050	1h		0502h			0:	5EDh			05EEh			5EFh																												
										-					-																															
G315	1	3A00h		13A01h		13A01h		13A01h 13A02h		13A01h		13A02h		13A02h			13AEDh			13AEEh			13AEFh																							
G316	1	3B00h		13B01h		13B01h		13B01h		13B0		3B02h		13	BEDh			13BEE	1	13	BEFh																									
G317	1	3C00h		13C01h		13C01h		13C01h		13C02h		13C02h			13CEDh		13CEEh		13CEEh		13CE																									
G318	1	3D00h			13D0	)1h	13D02h		13D02h 13DEDh 13DEEh		13D02h		13D02h		13D02h		13D02h		13DEDh		13DEEh		13DEEh		13DEEh		13DEEh		13DEEh		13DEEh		13	BDEFh												
G319	1	3E00h			13E0	1h		13E02h			13EEDh		n 13EEEh		1	13	BEEFh																													
G320	1	3F00h			13F0	1h		13F02h	า		13	BFEDh			13FEEh	1	13	BFEFh																												

GRAM address and display panel position (GS\_Panel ='1'):

#### Table36.

Tables		Y	-	_	r -		r	-	r							•		
S/G pins	S1	S2	S3	S4	S5	S <sub>6</sub>	<b>S7</b>	S8	S9	 S712	S713	S714	S715	S716	S717	S718	S719	S720
G320	(	0000h			0001	lh		0002h		 0	0EDh			00EE	h	(	00EFh	
G319	(	0100h			0101	lh		0102h		 0	1EDh			01EE	h	(	1EFh	
G318	(	0200h			0201	lh		0202h		 0.	2EDh			02EEh		(	2EFh	
G317	(	0300h			0301	lh		0302h		 0	3EDh			03EE	h	(	3EFh	
G316	(	0400h			0401	lh		0402h		 0	4EDh			04EE	h	(	4EFh	
G315	(	0500h			0501	lh		0502h		 0	5EDh			05EE	h	(	5EFh	
-		ļ						ļ			-			-				
G6	1	13A00h 1		13A0	1h		13A02l	า	 13	AEDh			13AE	Eh	1:	3AEFh		
G5	1	3B00h			13B0	1h		13B02h	า	 13	BEDh			13BE	Eh	1:	3BEFh	
G4	1	3C00h			13C0	1h		13C02l	1	 13	CEDh			13CE	Eh	1:	3CEFh	
G3	1	3D00h			13D0	1h		13D02l	า	 13	DEDh			13DE	Eh	1:	3DEFh	
G2	1	3E00h			13E0	1h		13E02h	า	 13	EEDh			13EE	Eh	1:	3EEFh	
G1	1	3F00h			13F0	1h		13F02h	1	 13	FEDh			13FE	Eh	1	3FEFh	


GC9306 supports three kinds of display mode: one is Normal Display Mode, the other is Partial Display Mode, and Scrolling Display Mode.

#### 5.3.1. Normal display on or partial mode on, vertical scroll off

In this mode, content of the frame memory within an area where column pointer is 0000h to 00EFh and page pointer is 0000h to 013Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0,0)


#### Figure66.



#### Example1:

- (1) partial mode on (setting 12h)
- (2) SR [15:0] =50DEC, ER [15:0] =150DEC, MADCTL's **B4(ML)='0'** (GS='0').

#### Figure 67.




#### Example2:

(1) partial mode on (setting 12h)




(2) SR [15:0] =50DEC, ER [15:0] =150DEC, MADCTL's **B4(ML)='1'** (GS='0'). **Figure68.** 



#### 5.3.2. Vertical scroll display mode

When setting R37h, the scrolling display mode is active, and the vertical scrolling display is specified by **TFA**, **VSA**, **BFA** bits (R33h) and **VSP** bits (R37h).


#### Figure69.



When Vertical Scrolling Definition Parameters (TFA+VSA+BFA) =320. In this case, scrolling is applied as shown below.

**Example 1**.TFA='2d', VSA='318d', BFA='0d', VSP='3d' (SS='0', GS='0') Memory map of vertical scrolling 1:

#### Figure 70.






**Example 2**.TFA='2d', VSA='316d', BFA='2d', VSP='3d' (SS='0', GS='0')


Memory map of vertical scrolling 2:

Figure 71.



**Example 3**.TFA='2d', VSA='316d', BFA='2d', VSP='4d' (SS='0', GS='0') Memory map of vertical scrolling 3:

Figure 72.





#### Vertical scroll example

There are 2 types of vertical scrolling, which are determined by the **TFA**, **VSA**, **BFA** bits and **VSP** bits


Case 1: TFA + VSA + BFA ≠ '320d'

N/A. Do not set TFA + VSA + BFA ≠ '320d'. In that case, unexpected picture will be shown.

Case 2: TFA + VSA + BFA = '320d' (Scrolling)

 $Example \ (1) \ When \ TFA='0d', \ VSA='320d', \ BFA='0d' \ and \ VSP1='40d' \ \& \ VSP2='140d' \ \ (SS='0',GS='0')$ 

#### Figure 73.




#### 5.3.3. Updating order on display active area in RGB interface mode


There is defined different kind of updating orders for display in RGB interface mode (RCM [1:0] = '1x').

These updating are controlled by **MY** and **MX** bits. Data streaming direction from the host to the display is described in the following figure.


Figure 74.



Updating order when MY = '0' and MX = '0' Figure 75.




Updating order when MY = '0' and MX = '1' Figure 76.




Updating order when MY = '1' and MX = '0' Figure 77.





Updating order when MY = '1' and MX = '1'

#### Figure 78.



### Rules for updating order on display active area in RGB interface display mode:

Table37.

Condition	Horizontal Counter	Vertical Counter
An active VS signal is received	Return to 0	Return to 0
Single Pixel information of the active area is received	Increment by 1	No change
An active HS signal between two active area lines	Return to 0	Increment by 1
The Horizontal counter value is larger than X and the  Vertical counter value is larger than Y	Return to 0 "Start Column"	Return to "Start Page"
vertical counter value is larger than Y		


Note: Pixel order is RGB on the display.

## 5.4. Tearing effect output line

The Tearing Effect output line supplies to the MPU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect signal is defined by the parameter of the Tearing Effect Line On command. The signal can be used by the MPU to synchronize Frame Memory Writing when displaying video images.

#### **5.4.1.** Tearing effect line modes

**Mode 1**, The Tearing Effect Output signal consists of V-Blanking Information only: **Figure 79.** 




tVdh= The LCD display is not updated from the Frame Memory

tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below)

**Mode 2**, The Tearing Effect Output signal consists of V-Blanking and H-Blanking Information, there is one V-sync and 320 H-sync pulses per field.

#### Figure 80.




thdh= The LCD display is not updated from the Frame Memory

thdl= The LCD display is updated from the Frame Memory (except Invisible Line - see above)

### **5.4.2.** Tearing effect line timing

The Tearing Effect signal is described below.

Figure81.




Idle Mode Off (Frame Rate = 60 Hz)

Table38.

Symbol	Parameter		Spec.		Description
Symbol	Farameter	Min.	Max.	Unit	Description
tvdl	Vertical Timing Low Duration	TBD	-	ms	-
tvdh	Vertical Timing High Duration	1000	-	us	-
thdl	Horizontal Timing Low Duration	TBD	-	us	-
thdh	Horizontal Timing High Duration	TBD	500	us	-

Note: Idle Mode Off (Frame Rate = 60 Hz), The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.

Figure82.



The Tearing Effect Output Line is fed back to the MCU and should be used to avoid Tearing Effect.



#### 5.5. Source driver

The GC9306 contains a 720 channels of source driver (S1~S720) which is used for driving the source line of TFT LCD panel. The source driver converts the digital data from GRAM into the analog voltage for 720 channels and generates corresponding

gray scale voltage output, which can realize a 262K colors display simultaneously. Since the output circuit of this source driver incorporates an operational amplifier, a positive and a negative voltage can be alternately outputted from each channel.

#### 5.6. Gate driver

The GC9306 contains a 320 gate channels of gate driver (G1~G320) which is usedfor driving the gate. The gate driver level is VGH when scan some line, VGL the other lines.

## 5.7. Scan mode setting

**GS:** Sets the direction of scan by the gate driver, The scan direction determined by GS = 0 can be reversed by setting GS = 1.

**SM:** Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.


Table39.

SM	GS	Scan Direction	Gate Output Sequence
0	0	G2 G1 G3 LCD Panel	G1 G2 G3 G4> G317 G318 G319 G320
0	1	G2 G1 G3	G320 G319 G 318 G317> G4 G3 G2 G1
1	0	Even-number  G2    LCD  G320 Panel  G319  G319  G29305	G1 G3> G317 G319> G2 G4> G318 G320
1	1	G2	G320 G318> G4 G2> G319 G317> G3 G1

## 5.8. LCD power generation circuit

#### **5.8.1.** Power supply circuit


The power circuit of GC9306 is used to generate supply voltages for LCD panel driving. **Figure83.** 



### 5.8.2. LCD power generation scheme

The boost voltage generated is shown as below.

#### Figure84.



LCD power generation scheme

#### 5.9. Gamma Correction

GC9306 incorporates the  $\gamma$ -correction function to display 262,144 colors for the LCD panel. The  $\gamma$ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make GC9306 available with liquid crystal panels of various characteristics.

#### Figure85.








Figure86.



**Grayscale Voltage Generation** 




Figure 87. Dot inversion



Relationship between Source Output and VCOM

Figure88.





#### **5.10.** Power Level Definition

#### 5.10.1. Power Levels

6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

- Normal Mode On (full display), Idle Mode Off, Sleep Out.
   In this mode, the display is able to show maximum 262,144 colors.
- 2. Partial Mode On, Idle Mode Off, Sleep Out.

  In this mode part of the display is used with maximum 262,144 colors.
- Normal Mode On (full display), Idle Mode On, Sleep Out.In this mode, the full display area is used but with 8 colors.
- 4. Partial Mode On, Idle Mode On, Sleep Out.

  In this mode, part of the display is used but with 8 colors.
- 5. Sleep In Mode.

In this mode, the DC: DC converter, Internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.

6. Power Off Mode.


In this mode, both VCI and IOVCC are removed.

Note1: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed.



#### 5.10.2. Power Flow Chart

#### Figure89.



Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by User, when there is changing from one power mode to another power mode.




#### **5.10.3.Brightness control block**

There is an external output signal from brightness block, LEDPWM to control the LED driver IC in order to control display brightness.

There are resister bits, DBV[7:0] of R51h, for display brightness of manual brightness setting. The LEDPWM duty is calculated as DBV[7:0]/255 x period (affected by OSC frequency).

For example: LEDPWM period = 3ms, and DBV[7:0] = '200DEC'. Then LEDPWM duty = 200 / 255 = 78.1%. Correspond to the LEDPWM period = 3 ms, the high-level of LEDPWM (high effective) = 2.344ms, and the low-level of LEDPWM = 0.656ms.

#### Figure 90.



LEDPWM output duty

## 5.11. Input/output pin state

### **5.11.1. Output pins**

#### Table 40.

Output or Bi-directional pins	After Power On	After Hardware Reset
DB17 to DB0 (Output driver)	High-Z (Inactive)	High-Z (Inactive)
SDA	High-Z (Inactive)	High-Z (Inactive)
SDO	High-Z (Inactive)	High-Z (Inactive)
TE	Low	Low
LEDPWM	Low	Low

Characteristics of output pins

### **5.11.2. Input pins**

Table41.

Input pins	During Power	After	After Hardware	During Power
mpat pmo	On Process	Power On	Reset	Off Process
RESX	Input valid	Input valid	Input valid	Input valid
CSX	Input invalid	Input valid	Input valid	Input invalid
WRX	Input invalid	Input valid	Input valid	Input invalid
RDX	Input invalid	Input valid	Input valid	Input invalid
D/CX	Input invalid	Input valid	Input valid	Input invalid
SDA	Input invalid	Input valid	Input valid	Input invalid
VSYNC	Input invalid	Input valid	Input valid	Input invalid
HSYNC	Input invalid	Input valid	Input valid	Input invalid
DE	Input invalid	Input valid	Input valid	Input invalid
DOTCLK	Input invalid	Input valid	Input valid	Input invalid
D[17:0]	Input invalid	Input valid	Input valid	Input invalid
IM[3:0]	Input invalid	Input valid	Input valid	Input invalid

Characteristics of input pins

## 6. Command

## 6.1. Command List

				Re	gulative C	Commar	nd Set						
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
	0	1	<b>↑</b>	XX	0	0	0	0	0	1	0	0	04h
Read Display	1	<b>↑</b>	1	XX	Χ	Х	X	Х	Х	Х	Х	Х	XX
Identification	1	<b>↑</b>	1	XX				ID2_1	[7:0]				00
Information 2	1	<b>↑</b>	1	XX				ID2_2	[7:0]				93
	1	<b>↑</b>	1	XX				ID2_3	[7:0]				06
	0	1	<b>↑</b>	XX	0	0	0	0	1	0	0	1	09h
	1	<b>↑</b>	1	XX	Χ	Х	X	Х	Х	Х	Х	XX	
Read Display	1	1	1	XX			D[3	1:25]				Х	00
Status	1	1	1	XX	Х		D[22:20]			D[1	9:16]		61
	1	1	1	XX	Х	Х	Х	Х	Х		D[10	:8]	00
	1	1	1	XX		D[7:5]		Х	Х	Х	Х	Х	00
Enter Sleep Mode	0	1	1	XX	0	0	0	1	0	0	0	0	10h
Sleep OUT	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Partial Mode ON	0	1	<b>↑</b>	XX	0	0	0	1	0	0	1	0	12h
Normal Display Mode ON	0	1	<b>↑</b>	XX	0	0	0	1	0	0	1	1	13h
Display Inversion OFF	0	1	<b>↑</b>	xx	0	0	1	0	0	0	0	0	20h
Display Inversion ON	0	1	1	xx	0	0	1	0	0	0	0	1	21h
Display OFF	0	1	1	XX	0	0	1	0	1	0	0	0	28h
Display ON	0	1	1	XX	0	0	1	0	1	0	0	1	29h
	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah
Calleren	1	1	1	XX				SC[1	5:8]				00
Column	1	1	1	XX				SC[7	:0]				00
Address Set	1	1	1	XX				EC[1	5:8]				00
	1	1	1	XX				EC[7	:0]				EFh
<b>.</b>	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
Page Address	1	1	1	XX				SP[1	5:8]	•	•		00
Set	1	1	1	XX				SP[7	:0]				00



	1	1	1	XX				EP[1	5:8]				01h
	1	1	1	XX				EP[7	":0]				3Fh
Memory Write	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
Memory write	1	1	1				D[	17:0]					XX
	0	1	1	XX	0	0	1	1	0	0	0	0	30h
	1	1	1	XX				SR[1	5:8]				00
Partial Area	1	1	1	XX				SR[7	':0]				00
	1	1	1	XX				ER[1	5:8]				01
	1	1	1	XX				ER[7	':0]				3F
	0	1	1	XX	0	0	1	1	0	0	1	1	33h
Vertical	1	1	1	XX		•		TFA[1	5:8]	•		•	00
Scrolling	1	1	1	XX				TFA[	7:0]				00
Definition	1	1	1	XX				VSA[1	5:8]				01
	1	1	1	XX				VSA[	7:0]				40
Tearing Effect Line OFF	0	1	1	xx	0	0	1	1	0	1	0	0	34h
Tearing Effect	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Line ON	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	М	00
Memory Access	0	1	1	XX	0	0	1	1	0	1	1	0	36h
Control	1	1	1	XX	MY	MX	MV	ML	BGR	МН	Х	Х	00
Vertical	0	1	1	XX	0	0	1	1	0	1	1	1	37h
Scrolling Start	1	1	1	XX		1		VSP[1	5:8]	1		<u> </u>	00
Address	1	1	1	XX				VSP[	7:0]				00
Idle Mode OFF	0	1	1	XX	0	0	1	1	1	0	0	0	38h
Idle Mode ON	0	1	1	XX	0	0	1	1	1	0	0	1	39h
Pixel Format	0	1	1	XX	0	0	1	1	1	0	1	0	3Ah
Set	1	1	1	XX	Х		DPI[2:0]		Х		DBI[2	2:0]	66
Write Memory	0	1	1	XX	0	0	1	1	1	1	0	0	3Ch
Continue	1	1	1		l		D[	17:0]				1	XX
	0	1	1	XX	0	1	0	0	0	1	0	0	44h
Set Tear Scanline	1	1	1	XX	Х	Х	Х	Х	Х	х	Х	STS[8]	00
	1	1	1	XX				STS[	7:0]				00
	0	1	1	XX	0	1	0	0	0	1	0	1	45h
Get Scanline	1	1	1	XX	Х	Х	X	Х	Х	Х	Х	Х	XX
Get Statilitie	1	1	1	XX	Х	Х	Х	Х	Х	Х		GTS [8]	00
	1	1	1	XX				GTS[	7:0]				00
Write Display	0	1	1	XX	0	1	0	1	0	0	0	1	51h
Brightness	1	1	1	XX				DBV[	7:0]				00
Write CTRL	0	1	1	XX	0	1	0	1	0	0	1	1	53h
Display	1	1	1	XX	Х	Х	BCTRL	Х	DD	BL	Х	Х	00



-													
	0	1	1	XX	1	1	0	1	1	1	0	0	DAh
Read ID1	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX			LCD Mo	dule / [	Driver ID	[7:0]			00h
	0	1	1	XX	1	1	0	1	1	1	0	0	DBh
Read ID2	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX			LCD Mo	dule / [	Oriver ID	[7:0]			93h
	0	1	1	XX	1	1	0	1	1	1	0	0	DCh
Read ID3	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
	1	1	1	XX			LCD Mo	dule / [	Oriver ID	[7:0]			06h



					Ex	tended	Comma	nd Set					
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
RGB	0	1	1	XX	1	0	1	1	0	0	0	0	B0h
Interface Signal Control	1	1	1	XX	X	RCM	[[1:0]	X	VSPL	HSPL	DPL	EPL	01
	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
Blanking	1	1	1	XX	0				VFP[6	5:0]			08
Porch	1	1	1	XX	0				VBP[6	5:0]			02
Control	1	1	1	XX	0	0	0			XX			XX
	1	1	1	XX	0	0	0			HBP[4:0]			14
D' 1	0	1	1	XX	1	0	1	1	0	1	1	0	В6
Display Function	1	1	1	XX	X	X	X	X	X	X	X	X	00
Control	1	1	1	XX	REV	GS	SS	SM	X	X	X	X	80
Control	1	1	1	XX	X	X			N	L[5:0]			27
	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
Interface	1	1	1	XX	X	X	X	X	BGR_EOR	X	X	WEMODE	01
Control	1	1	1	XX	X	X	X	X	X	X	N	IDT[1:0]	00
	1	1	1	XX	X	X	X	X	DM[1:	0]	RM	RIM	00

					]	inter Con	nmand S	et					
Command Function	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Power Criterion	0	1	1	XX	1	0	1	0	0	0	1	1	A3h
Control	1	1	1	XX	0	0	0	0	0	0	vcire	0	00
Vcore voltage	0	1	1	XX	1	0	1	0	0	1	0	0	A4h
Control	1	1	1	XX	0	1	0	0		vd	ld_ad[3:0]	•	44
Vreg1a voltage	0	1	1	XX	1	0	1	0	0	1	1	0	A6h
Control	1	1	1	XX					vre	g1_vap[5	5:0]	•	2a
Vreg1b voltage	0	1	1	XX	1	0	1	0	0	1	1	1	A7h
Control	1	1	1	XX					vre	g1_vbp[5	5:0]	•	25
Vreg2a voltage	0	1	1	XX	1	0	1	0	1	0	0	0	A8h
Control	1	1	1	XX					vre	g2_van[5	5:0]		15
Vreg2b voltage	0	1	1	XX	1	0	1	0	1	0	0	1	A9h
Control	1	1	1	XX					vre	g2_vbn[5	5:0]		25
	0	1	1	XX	1	0	1	0	0	0	1	1	E8h
Frame Rate	1	1	1	XX	0	I	DINV[2:	0]		R	RTN1[4:0]	•	11
	1	1	1	XX		•			RTN2[7:0	)]			40
SPI 2data	0	1	1	XX	1	1	1	0	1	0	0	1	E9h



control	1	1	1	XX					2data_en		2data_mdt		00	
	0	1	1	XX	1	1	1	0	1	1	0	0	ECh	
Charge Pump	1	1	1	XX		avdd	l_clk_ad	[2:0]			avee_clk_ad[2:	:0]	33	
Frequent	1	1	1	XX		chp_se	ou_clk_a	d[2:0]			vcl_clk_ad[2:0	0]	22	
Control	1	1	1	XX		vgh_clk	_ad[3:0]			vgl_	_clk_ad[3:0]		88	
Inner register enable 1	0	1	1	XX	1	1	1	1	1	1	1	0	FEh	
Inner register enable 2	0	1	<b>↑</b>	XX	1	1	1	0	1	1	1	1	EFh	
	0	1	1	XX	1	1	1	1	0	0	0	0	F0h	
	1	1	1	XX	0	0	0	0	0	0	dig2gam <sub>_</sub> 0_n[1		02	
SET_GAMMA1	1	1	1	XX	0	0	0	0	0	0	dig2gam <sub>-</sub> 1_n[1		00	
	1	1	1	XX	0	0	0	0		dig2ga	nm_vr0_n[3:0]		00	
	1	1	1	XX	0	0			dig2ga	am_vr1_	_n[5:0]		00	
	1	1	1	XX	0	0			dig2ga	am_vr2_	_n[5:0]		03	
	1	1	1	XX	0	0	0		di	g2gam_	vr4_n[4:0]		08	
	0	1	1	XX	1	1	1	1	0	0	0	1	F1h	
	1	1	1	XX	0	0	0	0	0	0	dig2gam_dig	2j0_p[1:0]	01	
	1	1	1	XX	0	0	0	0	0	0	dig2gam_dig	2j1_p[1:0]	00	
SET_GAMMA2	1	1	1	XX	0	0	0	0		dig2ga	m_vr0_p[3:0]		00	
	1	1	1	XX	0	0			dig2ga	am_vr1_	p[5:0]		00	
	1	1	1	XX	0	0		1	dig2ga	am_vr2_	p[5:0]		03	
	1	1	1	XX	0	0	0		dię	g2gam_	vr4_p[4:0]		08	
	0	1	1	XX	1	1	1	1	0	0	1	0	F2h	
	1	1	1	XX	0	0	0		dig	g2gam_	vr6_n[4:0]		06	
	1	1	1	XX	0	0	0	0			m_vr13_n[3:0]		05	
SET_GAMMA3	1	1	1	XX	0		ı	I	dig2gam_v				2b	
	1	1	1	XX	0	0	0	0	0		ig2gam_vr27_r		04	
	1	1	1	XX	0	0	0	0	0	l	ig2gam_vr36_r	1[2:0]	04	
	1	1	1	XX	0		I	I	dig2gam_\ T				41	
	0	1	1	XX	1	1	1	1	0	0	1	1	F3h	
	1	1	1	XX	0	0	0		di <u>ç</u> T		vr6_p[4:0]		0d	
	1	1	1	XX	0	0	0	0			m_vr13_p[3:0]		08 2e	
SET_GAMMA4	1	1	1	XX	0		I	1	dig2gam_\ T	1				
	1	1	1	XX	0	0	0	0	0		ig2gam_vr27_p		04	
	1	1	1	XX	0	0	0	0	0		ig2gam_vr36_p	[2:0]	05	
	1	1	1	XX	0		l .		dig2gam_v	1		_	3f	
SET_GAMMA5	0	1	1	XX	1	1	1	1	0	1	0	0	F4h	
	1	1	1	XX	0	0	0	0		dig2ga	m_vr50_n[3:0]		0c	



	1	1	1	XX	0	0	0	dig2gam_vr57_n[4:0]								
	1	1	1	XX	0	0	0	0 dig2gam_vr59_n[4:0]								
	1	1	1	XX	0	0		dig2gam_vr61_n[5:0]								
	1	1	1	XX	0	0			dig2ga	ım_vr62	_n[5:0]		17			
	1	1	1	XX	0	0	0	0		dig2gar	m_vr63_n[3:0]		0d			
	0	1	1	XX	1	1	1	1	0	1	0	1	F5h			
	1	1	1	XX	0	0	0	0		dig2gar	m_vr50_p[3:0]		0c			
	1	1	1	XX	0	0	0		dig	j2gam_v	r57_p[4:0]		18			
SET_GAMMA6	1	1	1	XX	0	0	0		dig	j2gam_v	r59_p[4:0]		14			
	1	1	1	XX	0	0			dig2ga	ım_vr61	_p[5:0]		14			
	1	1	1	XX	0	0		dig2gam_vr62_p[5:0]								
	1	1	1	XX	0	0	0	0 dig2gam_vr63_p[3:0]								



## **6.2.** Description of Level 1 Command



## **6.2.1.** Read display identification information (04h)

04h	Read display identification information 2													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	0	1	0	0	04h	
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1	XX				ID:				00		
3 <sup>rd</sup> Parameter	1	1	1	XX				ID:	2_1[7:0]				93	
4 <sup>th</sup> Parameter	1	1	1	XX			06							
Description	The 1s The 2n The 3re	read byte returns 24 bits display identification information.  1st parameter is dummy data.  2nd parameter (ID2_1 [7:0]): LCD module's manufacturer ID.  3rd parameter (ID2_2 [7:0]): LCD module/driver version ID.  4th parameter (ID2_3 [7:0]): LCD module/driver ID.												
Restriction														
						Status				P	Availabili	ty		
				ormal Mod							Yes			
Register				ormal Mod							Yes			
Availability				artial Mode							Yes			
			P	artial Mode		e Mode ep In	On, Sie	ep Out			Yes Yes			
Default				Po	Stat wer On S SW R HW R	Sequen eset	се			See o	ault Valu description description	on		
Flow Chart		RDDIDIF(04)  RDDIDIF(04)  Host  Parameter  Driver  Display  Action  Action  Ard Parameter: Send LCD module's manufacturer information 3rd Parameter: Send panel type and LCM/driver version information 4th Parameter: Send module/driver information  Mode  Sequential transfer												



## 6.2.2. Read Display Status (09h)

09h		Read Display Status												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	0	1	0	0	1	09h	
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 <sup>nd</sup> Parameter	1	1	1	XX				D[31:2	5]			Χ	00	
3 <sup>rd</sup> Parameter	1	1	1	XX	0		D[22:20]			D[1	9:16]		61	
4 <sup>th</sup> Parameter	1	1	1	XX	0 0 0 0 0 D[10:8]							00		
5 <sup>th</sup> Parameter	1	1	1	XX	D[7:5] 0 0 0 0 0							00		

This command indicates the current status of the display as described in the table below:

		Bit	Description	Value	Status
	•	D24	De cata u valta de atatua	0	Booster OFF
		D31	Booster voltage status	1	Booster ON
		D20	Row address order	0	Top to Bottom (When MADCTL B7='0')
		D30	Row address order	1	Bottom to Top (When MADCTL B7='1')
		D20	Column address order	0	Left to Right (When MADCTL B6='0').
		D29	Column address order	1	Right to Left (When MADCTL B6='1').
		D28	Dow/solumn ovehenge	0	Normal Mode (When MADCTL B5='0').
		D26	Row/column exchange	1	Reverse Mode (When MADCTL B5='1').
				0	LCD Refresh Top to BoUom (When MADCTL
		D27	Vertical refresh	)	B4='0')
		DZI	vertical refresh	1	LCD Refresh BoUom to Top (When MADCTL
Description				ı	B4='1').
Description		D26	RGB/BGR order	0	RGB (When MADCTL B3='0')
		D20	RGB/BGR Oldel	1	BGR (When MADCTL B3='1')
				0	LCD Refresh Left to Right (When MADCTL
		D25	Horizontal refresh order	)	B2='0')
		D23	Tionzoniai reiresii oldei	1	LCD Refresh Right to Left (When MADCTL
				•	B2='1')
		D24	Not used	0	-
		D23	Not used	0	-
		D22		101	16-bit/pixel
		D21	Interface color pixel	101	το διέβιλοι
		DZ 1	format definition	110	18-bit/pixel
		D20		110	το διυρικοί
		D19	Idle mode ON/OFF	0	Idle Mode OFF
		D10	idio modo Orviori	1	Idle Mode ON
		D18	Partial mode ON/OFF	0	Partial Mode OFF



			1	Partial Mode ON				
	D47	Class IN/OLIT	0	Sleep IN Mode				
	D17	Sleep IN/OUT	1	Sleep OUT Mode				
	D40	Display normal mode	0	Display Normal Mode OFF.				
	D16	ON/OFF	1	Display Normal Mode ON.				
	D15	Vertical scrolling status	0	Scroll OFF				
	D14	Not used	0	-				
	D13	Inversion status	0	Not defined				
	D12	D12 All pixel ON D11 All pixel OFF		Not defined				
	D11			Not defined				
	D40	Dioploy ON/OFF	0					
	D10	Display ON/OFF	1	Display is ON				
	- D0	Tearing effect line	0	Tearing Effect Line OFF				
	D9	ON/OFF	1	Tearing Effect ON				
	Dr	Taning offert line made	0	Mode 1, V-Blanking only				
	D5	Tearing effect line mode	1	Mode 2, both H-Blanking and V-Blanking				
	D4	Not used	0	-				
	D3	Not used	0	-				
	D2	Not used	0	-				
	D1	Not used	0	-				
	D0	Not used	0	-				
Restriction								
		Sta	atus	Availability				
		Normal Mode On, Idle N	Node Off,	Sleep Out Yes				
Register		Partial Mode On, Idle M	lode Off,	Sleep Out Yes				
Availability		Partial Mode On, Idle M	lode On,	Sleep Out Yes				
		Sleep		Yes				



## 6.2.3. Enter Sleep Mode (10h)


10h	Enter Sleep Mode														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	0	1	0	0	0	0	10h		
Parameter						No	Parame	ter							
Description	DC/DC  MCU int	his command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the C/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped  Out  Blank  STOP  ICU interface and memory are still working and the memory keeps its contents.  = Don't care  his command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the													
Restriction	Sleep C	out Comr	mand (11l e supply	ect when r h). It will to voltages a and (when	e nece	ssary to k circui	wait 5	msec babilize.	efore sei It will be	nding ne	ext to co	ommand, vait 120m	this is to		
						Status					Availab	ility			
			No	rmal Mode	On, Idl	e Mode	Off, Sle	ep Out			Yes				
Register			No	rmal Mode	On, Idl	e Mode	On, Sle	ep Out			Yes				
Availability			Pa	artial Mode	On, Idle	e Mode	Off, Sle	ep Out			Yes				
			Pa	artial Mode	On, Idle	e Mode	On, Sle	ep Out			Yes				
					Sle	ep In					Yes				
Default				Pov	Stat ver On S SW R	Sequen	ce			Sle	efault Va ep IN Me ep IN Me	ode ode			
Flow Chart		Dis	SPLIN (10i	lank screen to DISP ON/OF ds)		SLPIN o	Stop DC/IC Converte Stop Inte Oscilla	OC or	>		Command Parameter Display Action Mode				



## **6.2.4.** Sleep Out Mode (11h)

11h						Slee	p Out M	ode					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HE
Command	0	1	1	XX	0	0	0	1	0	0	0	1	11h
Parameter					•	No	Paramet	ter					•
Description		DC conve		eep mode abled, Inte		cillator i	s started	d, and p	anel sca	nning is	started		
Restriction	the Sleet time for default v image if already necessar	the supp values to factory of Sleep Or	nmand (10 ly voltage the regist default an ut –mode it 120mse	ect when r Dh). It will be as and cloo ers during d register . The disp ec after se	be neces this 5m values lay mod	ssary to ts stabil sec and are san dule is o	wait 5m lize. The d there c ne when doing sel	nsec be display annot b this loa	fore send y module be any ab ad is don ostic fun	ding nextloads a conormal dependence and water tooks desired.	at command the command of the comman	and, this i y supplier ffect on the display r is 5msec.	s to allo 's facto ne displ module It will
	Comma	ia can be	, 00111.										
	Comman	la carroc		rmal Made		Status	Off Sig	oop Out			Availab	-	
Ragistar	Comma		No	rmal Mode	On, Id	le Mode		•			Yes		
Register Availability	Comma		No No	rmal Mode	On, Idl	le Mode	On, Sle	ep Out	t		Yes Yes		
Register Availability	Comman		No No Pa	rmal Mode	e On, Idle On, Idle On, Idle	le Mode le Mode e Mode	On, Sle	eep Out	t		Yes		
<u> </u>	Comma		No No Pa	rmal Mode	e On, Idle On, Idle On, Idle	le Mode le Mode e Mode	On, Sle	eep Out	t		Yes Yes Yes		
<u> </u>	Comma		No No Pa	rmal Mode	e On, Idle On, Idle On, Idle	le Mode le Mode e Mode e Mode	On, Sle	eep Out	t	De	Yes Yes Yes		
Availability	Comman		No No Pa	rmal Mode artial Mode	e On, Idle On, Idle On, Idle On, Idle	le Mode le Mode e Mode e Mode ep In	e On, Sle Off, Sle On, Sle	eep Out	t		Yes Yes Yes Yes Yes	lue	
<u> </u>	Comma		No No Pa	rmal Mode artial Mode	e On, Idle On, Idle On, Idle On, Idle Sle	le Mode le Mode e Mode e p In	e On, Sle Off, Sle On, Sle	eep Out	t	Sle	Yes Yes Yes Yes Yes	lue	







## **6.2.5.** Partial Mode ON (12h)

12h		Partial Mode ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	1	0	12h	
Parameter						No	Parame	ter						
	This cor	nmand tu	irns on pa	rtial mode	The pa	rtial mo	de windo	w is de	scribed b	y the Pa	artial Are	a commar	nd (30H).	
Description	To leave	to leave Partial mode, the Normal Display Mode On command (13H) should be written.												
	X = Don	= Don't care his command has no effect when Partial mode is active.												
Restriction	This cor	nmand h	as no effe	ct when P	artial me	ode is a	ctive.							
		The continuing has no effect when Fattai mode is active.												
					Statu	IS					Availab	ility		
			Normal	Mode On,	Idle Mo	de Off,	Sleep O	ut			Yes			
Register			Normal	Mode On,	Idle Mo	de On,	Sleep O	ut			Yes			
Availability			Partial	Mode On,	Idle Mo	de Off,	Sleep O	ut			Yes			
			Partial	Mode On,	Idle Mo	de On,	Sleep O	ut			Yes			
				;	Sleep In	l					Yes			
					Status					[	Default V	'alue		
Default				Power	On Sec	luence				Norma	l Display	Mode ON	1	
Delauit				S	SW Rese	et				Norm	nal Displ	ay Mode		
				Н	IW Rese	et				Norma	l Display	Mode ON	1	
Flow Chart	See Par	See Partial Area (30h)												



## 6.2.6. Normal Display Mode ON (13h)

13h		Normal Display Mode ON												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	0	1	0	0	1	1	13h	
Parameter						No	Parame	ter						
Description	Normal	display m n NOROI	node on m	display to neans Part Partial mod	ial mode	e off.	I (12h)							
Restriction	This cor	his command has no effect when Normal Display mode is active.												
Register Availability			Normal Partial	Mode On, Mode On, Mode On, Mode On,	Idle Mo	de Off, de Off, de Off, de On,	Sleep O	ut ut			Availabi Yes Yes Yes Yes	ility		
Default				S	Status On Sec	et				Norma Norm	nal Displ	'alue ' Mode ON ay Mode ' Mode ON		
Flow Chart	See Par	tial Area	(30h)											



# 6.2.7. Display Inversion OFF (20h)

20h						Display	Inversio	n OFF					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	0	20h
Parameter						No	Paramet	ter					
Description	This cor	mmand m	nakes no d	change of memory	the cont	ent of fi				Display Par	nel	-	
	X = Don	't care											
Restriction	This cor	nmand h	as no effe	ct when m	odule a	Iready is	s inversi	on OFF	mode.				
Register Availability			Normal Partial	Mode On, Mode On, Mode On, Mode On,	Idle Mo	ode Off, ode On, de Off, de On,	Sleep O	ut			Availab Yes Yes Yes Yes		
Default				S	Status On Sec W Rese W Rese	et				Displ Displ	ay Invers	/alue sion OFF sion OFF	
Flow Chart				IN	VOFF(20h)  version Off M			So	Command  Parameter  Display  Action  Mode  Acquential transfer	>			




# 6.2.8. Display Inversion ON (21h)

21h						Display	/ Inversion	on ON					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	0	0	0	1	21h
Parameter						No	Parame	ter					
Description	This cor to the di This cor	mmand m splay. mmand d Display in	nakes no o	enter into change of change any change any change any change any change and c	the con other sta	tent of f	rame me	omman	d (20h) s	hould be			memory
Restriction			as no effe	ct when m	nodule a	lready i	s inversi	on ON ı	mode.				
Register Availability			Normal Partial	Mode On, Mode On, Mode On,	Idle Mo	ode Off, ode On, de Off, de On,	Sleep O	ut			Availab Yes Yes Yes Yes Yes Yes		
Default				S	Status On Sec	et				Displa Displa	ay Invers	Value Sion OFF Sion OFF	
Flow Chart				Display Inver	FF(21h)				Command  Parameter  Display  Action  Mode	7 > >			




## **6.2.9.** Display OFF (28h)





## 6.2.10. Display ON (29h)






# 6.2.11. Column Address Set (2Ah)

2Ah						Colum	n Address	Set							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	0	1	0	1	0	2Ah		
1 <sup>st</sup> Parameter	1	1	1	XX	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	Note1		
2 <sup>nd</sup> Parameter	1	1	1	XX	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	Note		
3 <sup>rd</sup> Parameter	1	1	1	XX	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	Note1		
4 <sup>th</sup> Parameter	1	1	<b>↑</b>	XX	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	Note		
Description	the other dri represer	iver statu	s. The val	define area	[15:0] and	d EC [15:0	)] are refe		n RAMWF						
Restriction	Note 1:	X = Don't care  SC [15:0] always must be equal to or less than EC [15:0].  Note 1: When SC [15:0] or EC [15:0] is greater than 00EFh (When MADCTL's B5 = 0) or 013Fh (When MADCTL's B5 = 1), data of out of range will be ignored													
					Status					Availabilit	h/				
			Normal I	Mode On,		e Off. Slee	ep Out			Yes	· y				
Register				Mode On,						Yes					
Availability				Mode On,						Yes					
			Partial N	Mode On,	Idle Mode	On, Slee	p Out			Yes					
					Yes										
												<b>-</b>			
		;	Status					Defaul	t Value						
Default		Power (	On Seque	nce	SC [15:0	]=0000h			EC [1	15:0]=00E	Fh				
Delault		C)	N Reset		SC [15:0	1_00006		If MAD	OCTL's B5	5 = 0: EC	[15:0]=0	0EFh			
			N IVESEI		JU [15.0	1=000011		If MAD	OCTL's B	5 = 1: EC	[15:0]=0	13Fh			
		H\	N Reset		SC [15:0	]=0000h			EC [	15:0]=00E	Fh				








# 6.2.12. Row Address Set (2Bh)

2Bh						Row	Address S	Set					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	0	1	1	2Bh
1 <sup>st</sup> Parameter	1	1	1	XX	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	Note1
2 <sup>nd</sup> Parameter	1	1	1	XX	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	Note1
3 <sup>rd</sup> Parameter	1	1	1	XX	EP15	EP14	EP13	EP12	EP11	EP10	EP9	EP8	Note1
4 <sup>th</sup> Parameter	1	1	1	XX	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	Note
Description	the other dri	ver status	s. The valu		[15:0] and	d EP [15:0							
Restriction	Note 1:	When SF	P [15:0] o	equal to or r EP [15:0 e will be ig	)] is great			nen MAD	CTL's B5	= 0) or 0	00EFh (\	When MA	ADCTL's
					Status					Availabilit	tv		
			Normal I	Mode On,		Off, Slee	ep Out			Yes	-		
Register				Mode On,						Yes			
Availability			Partial N	Mode On,	ldle Mode	Off, Slee	p Out			Yes			
			Partial N	Mode On,	ldle Mode	On, Slee	p Out			Yes			
				5	Sleep In					Yes			
			Status		00.1:=	1 00		Defaul	t Value				
Default		Power (	On Seque	nce	SP [15:0]	j=0000h		15.55		15:0]=013		4051	
		SV	V Reset		SP [15:0]	]=0000h				5 = 0: EP			
						E / 104		If MAI	OCTL's B	5 = 1: EP	[15:0]=0	EFh	







# 6.2.13. Memory Write (2Ch)


2Ch						Mei	nory Writ	e					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	0	1	1	0	0	2Ch
1 <sup>st</sup> Parameter	1	1	1				Ι	01 [17:0]					XX
:	1	1	1				Ι	0x [17:0]					XX
N <sup>th</sup> Parameter	1	1	1				Ι	On [17:0]					XX
Description	status. W Page pos isstored i	Then this consistions. The	command ine Start Co	nsfer data fr s accepted, olumn/Start and the colum	the colun	nn register	and the p	age registe	er are rese lance with	t to the St	art Colur ΓL settin	nn/Start g.) Then	D [17:0]
Restriction	In all col	or modes,	there is no	o restriction	on length	n of param	eters.						
Register Availability			Norma Partia	al Mode On al Mode On l Mode On, l Mode On,	, Idle Mod	de Off, Sle de On, Sle le Off, Sle	ep Out			Y Y Y	es es es es		
Default			Stat Power On SW F HW F	Sequence			Cor	Definents of mentents of mente	nemory is	et random	d		
Flow Chart				1st Para 2nd Par 3rd Para 4th Par 2nd Par 2nd Par 3rd Parr 4th Par	meter. SC[15:8] ameter. SP[15:8] ameter. SP[15:8] ameter. SP[15:8] ameter. SP[15:8] ameter. SP[15:8] ameter. SP[15:8] by Commend	_	If Neede		Comman Paramete Display Action Mode Sequential tr				




# **6.2.14. Partial Area (30h)**

30h						Pa	artial Area	l					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	0	0	30h
1 <sup>st</sup> Parameter	1	1	1	XX	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	00
2 <sup>nd</sup> Parameter	1	1	1	XX	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00
3 <sup>rd</sup> Parameter	1	1	1	XX	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	01
4 <sup>th</sup> Parameter	1	1	1	XX	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	3F
Description	first defines to the Frame I If End R	the Star Memory Row>Star	t Row (SI  Line Poin  It Row wh  Start F  ER[15	Row 15:0]	STL B4=0	:-				e figures  Parti Are	al		
	If End R	Row <sta< td=""><td>rt Row wh</td><td>nen MADC</td><td>TL B4=0</td><td>:-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></sta<>	rt Row wh	nen MADC	TL B4=0	:-							











## **6.2.15.** Vertical Scrolling Definition (33h)

33h					Vertica	al Scro	olling De	efinition					
	D/CX	RDX	WRX	D17-8	D7	D 6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	0	1	1	33h
1 <sup>st</sup> Parameter	1	1	1	XX	TFA [15:8]								00
2 <sup>nd</sup> Parameter	1	1	1	XX				TF	A [7:0]				00
3 <sup>rd</sup> Parameter	1	1	1	XX	VSA [15:8]								01
4 <sup>th</sup> Parameter	1	1	1	XX				VSA	A [7:0]				40

This command defines the Vertical Scrolling Area of the display.


When MADCTL B4=0

The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Top of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame

Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the bottom most line of the Top Fixed Area.



## Description

When MADCTL B4=1


The 1st & 2nd parameter TFA [15...0] describes the Top Fixed Area (in No. of lines from Bottom of the Frame Memory and Display).

The 3rd & 4th parameter VSA [15...0] describes the height of the Vertical Scrolling Area (in No. of lines of the Frame


Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears

immediately after the top most line of the Top Fixed Area.

















# 6.2.16. Tearing Effect Line OFF (34h)

34h						Tearing E	Effect Lin	e OFF							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	0	1	1	0	1	0	0	34h		
Parameter						No I	Paramete	er							
Description	This cor		used to t	turn OFF (A	Active Lo	ow) the Te	earing Ef	fect outpo	ut signal f	from the <sup>-</sup>	TE signa	al line.			
Restriction	This cor	nmand h	as no effe	ect when T	earing E	ffect outp	ut is alre	ady OFF							
					Statu	S				Avail	ability				
			Normal	Mode On,	Idle Mo	de Off, SI	eep Out			Y	es				
Register			Normal	Mode On,	Idle Mo	de On, SI	eep Out			Y	es				
Availability		Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes													
		Partial Mode On, Idle Mode On, Sleep Out Yes													
			Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes												
		Sieep III Теѕ													
		Status Default Value													
		Р	ower On	Sequence					OFF						
Default			SW R	Reset					OFF						
			HW R	Reset					OFF						
Flow Chart			TEOFF(:	34h)				Paramete Display Action Mode							

# 6.2.17. Tearing Effect Line ON (35h)

35h						Tearing	Effect Lir	ne ON					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	0	1	35h
Parameter	1	1	1	XX	0	0	0	0	0	0	0	М	00
Description	affected changin Tearing When No The Tea	g MADC Effect Co I=0: aring Effet ertical I=1: aring Effet ertical uring Ste	TIL bit Baututput Lin  ect Output  Time Sect Output  Time Sect Output	ort line cons	ists of V-	Blanking  Oth V-Bla	n has one	on only: tvdl  d H-Blant tvdl	er which	describe	vdh	ode of th	
Restriction	This cor	mmand h	nas no ef	fect when	Tearing E	Effect out	out is alre	ady ON					
Register Availability			Normal Partial	Mode On, Mode On, Mode On,	Idle Mod	e Off, Sle e On, Sle e Off, Sle	ep Out			Availabi Yes Yes Yes Yes	lity		
Default		Po		Sequence				C	lt Value DFF DFF				







## 6.2.18. Memory Access Control(36h)


36h						Tearing	Effect Lir	ne ON						
	D/CX	X RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
Command	0	1	1	XX	0	0	1	1	0	1	1	0	36h	
Parameter	1	1	1	XX	MY	MX	MV	ML	BGR	МН	0	0	00	
	This cor	nmand d	efines rea	d/write sca	anning dir	ection of	frame me	emory.						

This command makes no change on the other driver status.


Send last (320)

Bit	Name	Description
MY	Row Address Order	
MX	Column Address Order	These 3 bits control MCU to memory write/read direction.
MV	Row / Column Exchange	
ML	Vertical Refresh Order	LCD vertical refresh direction control.
BGR	RGB-BGR Order	Color selector switch control
BGK	RGB-BGR Oldel	(0=RGB color filter panel, 1=BGR color filter panel)
МН	Horizontal Refresh ORDER	LCD horizontal refreshing direction control.


Note: When BGR bit is changed, the new setting is active immediately without update the content in Frame Memory again.













### a-Si TFT LCD Single Chip Driver 240 RGBx 320 Resolution and 262K color

## **6.2.19.** Vertical Scrolling Start Address (37h)

				VSC	CRSADD	(Vertica	I Scrolli	ng Start	Address	<b>(</b> )			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	0	1	1	0	1	1	1	37h
1 <sup>st</sup> Parameter	1	1	1	XX		•		VSP [	15:8]	•	•		00
2 <sup>nd</sup> Parameter	1	1	1	XX				VSP [	7:0]				00
Description	scrolling and the saddress on the di When M. Example When To When To South and South a	garea scrolling of the lir lisplay as MADCTL e: op Fixed  MADCTL e: op Fixed  MADCTL e: op Fixed	mode. The me in the Figure in	pether with the Vertical frame Mer d below:-  ottom Fixe  (0, 0)- ne Pointer SP[15:0]  (0, 319)-  ottom Fixe  (0, 0)  Line Pointer /SP[15:0]  (0, 319)  er position og effect. Need when to	ed Area =  Fram  and Pice  //SP reference in the GC93	g Start Ac will be w  = 00, Vert  = 00, Vert  = 00, Vert  me Memory  ture Data rs to the It	ical Scro	bommand has been been been been been been been bee	nas one prine after the af	oaramete ind VSP= Display ind VSP= display	er which ne of the	describe	es the ked Are



	State	us	Availability
	Normal Mode On, Idle Mo	ode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mo	ode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mo	ode Off, Sleep Out	No
	Partial Mode On, Idle Mo	ode On, Sleep Out	No
	Sleep Ir	n	Yes
		Dof	sult Valua
	Status –		ault Value
		VS	P [15:0]
Default	Status – Power On Sequence	VS	
Default		VS 16	P [15:0]
Default	Power On Sequence	VS 16 16	P [15:0] 'h0000h
Default	Power On Sequence SW Reset	VS 16 16	P [15:0] Ph0000h Ph0000h




# **6.2.20. Idle Mode OFF (38h)**

38h		Idle Mode OFF												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	0	0	1	1	1	0	0	0	38h	
Parameter			No Parameter											
Description	In the id	This command is used to recover from Idle mode on.  In the idle off mode, LCD can display maximum 262,144 colors.  X = Don't care.												
Restriction	This cor	command has no effect when module is already in idle off mode.												
Register Availability			Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default		P	Sta ower On SW R HW R	Sequence				Idle Idle	mode OF	FF				
Flow Chart		Idle mode on Parameter  IDMOFF(38h) Display Action  Mode  Sequential transfer												




## 6.2.21. Idle Mode ON (39h)





	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Danistan	Normal Mode On, Idle Mode On, Sleep Out	Yes
Register Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes






# 6.2.22. COLMOD: Pixel Format Set (3Ah)

3Ah			Pixel Format Set												
	D/CX	F	RDX	WRX	D17-8 D7 D6			D5	Г	)4	D3	D2	D1	D0	HEX
Command	0		1	1	XX 0 0			1		1	1	0	1	0	3Ah
Parameter	1		1	1	XX	0		DPI [2:0	]		0	DBI [2:0]			66
	select interfac	This command sets the pixel format for the RGB image data used by the interface. DPI [2:0] is the pixel select of RGB interface and DBI [2:0] is the pixel format of MCU interface. If a particular interface, eit interface or MCU interface, is not used then the corresponding bits in the parameter are ignored. The shown in the table below.												either R	GB
	DPI [2:0] RGB Interface Format DBI [2:0] MCU Interface										Format				
		0 0 0 Reserved				ed			0	0	0	F	Reserve	t	
		0	0 1	0 1 Reserved					0	0	1	R	Reserve	d	
Description		0	1 (	)	Reserv	ed			0	1	0	F	Reserve	t	
		0	1 1	1	Reserv	ed			0	1	1	F	Reserve	t	
		1	0 (	)	Reserv	ed			1	0	0	R	Reserved	t	
		1	0 1	1	16 bits /	pixel			1	0	1	16	16 bits / pixel		
		1	1 (	)	18 bits /	pixel	·		1	1	0	18			
		1	1 1	1	Reserv	ed			1	1	1				
	1			erface mu	st selectio	n serial ir	nterface.								
	X = Do														
Restriction	This co	omm	nand h	nas no effe	ect when n	nodule is	already	in idle off	mod	le.					
						Statu	S					Avail	ability		
				Normal	Mode On	, Idle Mo	de Off, S	leep Out							
Register					Mode On			-				Y	Yes Yes		
Availability				Partial	Mode On,	Idle Mod	le Off, S	leep Out				Y	es		
				Partial	Mode On,	Idle Mod	le On, S	leep Out				Y	es		
						Sleep In						Y	es		
		<u> </u>													
				Sta	tuo					Defa	ault Va	alue			
				Sia	ius			DPI [2:0	]			DE	31 [2:0]		
Default			F	Power On	Sequence			3'b110				3	'b110		
				SW R	Reset			No Chan	ge		No Change				
				HW F	Reset			3'b110				3	'b110		
															=







# 6.2.23. Write Memory Contiue (3Ch)

3Ch	write_memory_continue												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	D1[178]	0	0	1	1	1	1	0	0	3Ch
1 <sup>st</sup> Parameter	1	1	1	Dx[178]	D1[7]	D1[6]	D1[5]	D1[4]	D1[3]	D1[2]	D1[1]	D1[0]	0003FF
X <sup>th</sup> Parameter	1	1	1	D1[178]	Dx[7]	Dx[6]	Dx[5]	Dx[4]	Dx[3]	Dx[2]	Dx[1]	Dx[0]	0003FF
N <sup>th</sup> Parameter	1	1	1	Dn[178]	Dn[7]	Dn[6]	Dn[5]	Dn[4]	Dn[3]	Dn[2]	Dn[1]	Dn[0]	0003FF
Description													
Restriction	write addres	s. Othe	rwise, da	ıta written wi	th write_i	memory_	continue	is writte	n to unde	efined ad	dresses.		




	Sta	atus	Availability
	Normal Mode On, Idle N	Yes	
Register	Normal Mode On, Idle N	Yes	
Availability	Partial Mode On, Idle M	lode Off, Sleep Out	Yes
	Partial Mode On, Idle M	lode On, Sleep Out	Yes
	Sleep	In	Yes
	Status	Def	ault Value
	Power On Sequence	Ran	dom value
Default	SW Reset	No	o change
	HW Reset	No	o change
Flow Chart	write_memory_cont  Image data  Next Command	Par D Ac	nmand ameter  pisplay  tion  ode  utial transfer



# ${\bf 6.2.24.\ Set\_Tear\_Scanline\ (44h)}$

44h		Set_Tear_Scanline													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	0	1	0	0	0	1	0	0	44h		
1 <sup>st</sup> Parameter	1	1 ↑ XX 0 0 0 0								0	0	STS [8]	00		
2 <sup>nd</sup> Parameter	1	1	1												
Description	Vertice Note:that eg:where where	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches li equal the value of STS[8:0]  Vertical Time Scale  Note:that set_tear_scanline with STS is equivalent to set_tear_on with 8+GateN(N=1、2、3320)  eg:when the STS[8:0]=8,the TE will output at the position of Gate1.  when the STS[8:0]=9,the TE will output at the position of Gate2.  when the STS[8:0]=10,the TE will output at the position of Gate3.											ches line		
Restriction															
					Statu	S				Avail	ability				
			Norma	l Mode On	, Idle Mo	de Off, S	eep Out			Υ	es				
Register			Norma	l Mode On	, Idle Mo	de On, S	eep Out			Υ	es				
Availability			Partial	Mode On	, Idle Mod	de Off, SI	eep Out			Υ	es				
			Partial	Mode On	, Idle Mod	de On, Sl	eep Out			Y	es				
					Sleep In					Y	es				
			Sta	ntus				Def	ault Valu	ıe					
Doferelt		F	Power On	Sequence				STS	[8:0]=000	00h					
Default			SW F	Reset				STS	[8:0]=000	00h					
			HW F	Reset				STS	[8:0]=0000h						
													_		







# **6.2.25.** Get\_Scanline (45h)

45h		Get_Scanline											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	0	0	1	0	1	45h
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	0	0	0	0	0	0	0	GTS [8]	00
2 <sup>nd</sup> Parameter	1	1	1	xx	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	00
Description		This command returns the setting value of STS[8:0] .  When in Sleep Mode, the value returned by get_scanline is undefined.											
Restriction	None												
					Cta					۱. اه	l:4		
			Normal I	Mode On,	Sta		en Out			Availabil Yes	шу		
Register				Mode On,						Yes			
Availability				/lode On,						Yes			
			Partial N	/lode On,	Idle Mode	e On, Sle	ep Out			Yes			
				Ç	Sleep In					Yes			
		D.	Sta						t Value				
Default		Po	SW R	Sequence					0]=0000h 0]=0000h				
			HW R						0]=0000i1 0]=0000h				
								0.010.0	31-000011				
Flow Chart	2		Dum	rameter	GTS[8]				Command Parameter Display Action Mode	7			




# **6.2.26.** Write Display Brightness (51h)

51h		Write Display Brightness											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	0	1	51h
1 <sup>st</sup> Parameter	1	1	1	XX	DBV[7]	DBV[6]	DBV[4]	DBV[3]	DBV[6]	DBV[5]	DBV[4]	00	
Description	It shou relation	This command is used to adjust the brightness value of the display.  It should be checked what is the relationship between this written value and output brightness of the display. This relationship is defined on the display module specification.  In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.											
Restriction	None												
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default		Status         Default Value           Power On Sequence         DBV [7:0]= 8'h00           SW Reset         DBV [7:0]= 8'h00           HW Reset         DBV [7:0]= 8'h00											
Flow Chart		WRDISBV  Parameter  DBV[7:0]  Display  Action  Mode  Sequential transfer											

# 6.2.27. Write CTRL Display (53h)

53h	Write CTRL Display												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	0	1	0	1	0	0	1	1	53h
1 <sup>st</sup> Parameter	1	1	1	XX	0	0	BCTRL	0	DD	BL	0	0	00
Description	BCTRL: '0' = Off '1' = On  DD: Disp '0' = Disp	: Brightne (Brightn (Brightn play Dim	ess Contress registes registes ming aming is o	ff	n/Off, h)		the DBV[7	0] paraı	meters.)				
	BL: Bac	klight Or (Comple			nt circuit.	Control	lines must	be low.)					
Restriction	paramet	The display module is sending 2nd parameter value on the data lines if the MCU wants to read more than one parameter  = more than 2 RDX cycle) on DBI.  Only 2nd parameter is sent on DSI (The 1st parameter is not sent).											
					Statu	s				Availa	ability		
			Normal	Mode On			leep Out			Ye			1
Register				Mode On			-			Υe			-
Availability				Mode On,			-			Ye	es		
			Partial	Mode On,	Idle Mod	de On, S	eep Out			Υe	es		
					Sleep In					Ye	es		
			Sta	tus				Defa	ault Value				
		_				BCT			DD		Bl		
Default		Power On Sequence					00		1'b0		1'b		_
			SW F			1'I			1'b0			0	
		HW Reset 1'b0 1'b0 1'b0											







# **6.2.28. Read ID1 (DAh)**

DCh	Read ID2														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DAh		
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х		
2 <sup>nd</sup> Parameter	1	<b>↑</b>	1	XX				ID3 [	7:0]				00h		
Description  Restriction	agreeme The 1st The 2nd	paramet parame parame can be p	changes of er is dumi ter is LCD	rack the L0 each time my data. module/d ed by MTI	a revision Iriver vers	n is made sion ID ar	to the di	splay, m	aterial or	construct	tion spe	cification			
					Status	S				Avail	ability				
			Normal	Mode On	, Idle Mod	de Off, SI	eep Out			Y	es				
Register			Normal	Mode On	, Idle Mod	de On, SI	eep Out			Υ	es				
Availability			Partial Mode On, Idle Mode Off, Sleep Out  Yes												
			Partial Mode On, Idle Mode On, Sleep Out Yes												
			Sleep In Yes												
Default	Sleep In Yes    Default Value   Default Value   (After MTP program)														
Flow Chart	RDID3(DCh)  Host  Driver  Display  Action  Mode														



# 6.2.29. Read ID2 (DBh)

DCh	Read ID2													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DBh	
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Χ	
2 <sup>nd</sup> Parameter	1	1	1	XX				ID3 [	7:0]				93h	
Description  Restriction	agreeme The 1st   The 2nd	ent) and paramete parame can be p	changes over is duminated in the control of the con	module/o	a revision Iriver vers Iriver vers Iriver vers Iriver vers Iriver vers	n is made sion ID ar n.	to the di	splay, ma	aterial or	construction struction str	tion spe  Oh to FF	cification	s.	
Register Availability		Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Yes  Sleep In  Yes												
Default		P	Sta ower On SW F HW F	Sequence Reset			efault Val e MTP pr 8'h04h 8'h04h 8'h04h			(After M MT	ult Valu TP prog P value P value P value	ram)		
Flow Chart	RDID3(DCh)  Host  Driver  Display  Action  Mode													



# **6.2.30. Read ID3 (DCh)**

DCh	Read ID2														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	1	0	1	1	1	0	0	DCh		
1 <sup>st</sup> Parameter	1	<b>↑</b>	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	Х		
2 <sup>nd</sup> Parameter	1	1	1	XX				ID3 [	7:0]				06		
	This rea	d byte is	used to t	rack the Lo	CD modu	le/driver	version. I	t is defin	ed by dis	play supp	olier (wit	h User's			
	agreeme	ent) and	changes (	each time	a revisio	n is made	to the di	splay, ma	aterial or	construct	tion spe	cification	S.		
Description	The 1st	paramet	er is dumi	my data.											
·				) module/d			nd the ID	paramet	er range	is from 80	0h to FF	h.			
			orogramm	ed by MTI	<sup>o</sup> function	٦.									
B	X = Don	't care													
Restriction	None														
					Status					Avail	ability				
			Normal	Mode On			oon Out				es		-		
Register															
Availability			Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Yes  Yes												
,a			Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Yes  Yes												
					Sleep In										
			Sleep In Yes												
						De	efault Val	ue		Defa	ult Valu	е			
			Sta	tus		(Before	e MTP pr	ogram)		(After M	TP prog	ram)			
Default		Р	ower On	Sequence			8'h06h			MT	P value				
			SW F	Reset			8'h06h			MT	P value				
			HW F	Reset			8'h06h			MT	P value				
									•						
					RDID3(DC	h)					Comma	nd			
			L		NDIDO(DO			Host			Parame	ter			
	_										1 arame				
Flanco Obrant					<u> </u>			Drive	r		Displ	ay			
Flow Chart		,		1st Para	ameter: Dumi	my Read				_	Actio	n			
					ameter: Send	•						$\leq$			
	_	Mode													
										0.					

# 6.3. Description of Level 2 Command

### 6.3.1. RGB Interface Signal Control (B0h)

B0h		RGB Interface Signal Control													
	D/C X	RDX	W	RX	D1	7-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1		1	>	ίX	1	0	1	1	0	0	0	0	B0h
1 <sup>st</sup> Parameter	1	1		<b>↑</b>	>	ίX	0	RCM[1]	RCM[0	] 0	VSPL	HSPL	DPL	EPL	01
	receive EPL: DPL: HSPI	ved.  DE poli  DOTCI  : HSYN  : VSYN	arity (" _K pola NC pola NC pola	0"= H arity arity arity	High ( set (" ("0"= ("0"=	enable 0"= d Low	e for Ro ata feto level sy level sy	GB interface. The ched at the rync clock, "1 r to the RGI	e, "1"= Lor rising time 1"= High lor 1"= High lor	w enable e, "1"= dat evel sync evel sync	for RGB in ta fetched clock) clock)	nterface)			
	RCM	M[1:0	RI M	D	PI[1:	0]	RGB interface Mode			RGE	3 Mode		Used	d Pins	
Description	1	0	0	1	1	0	_	bit RGB inte (262K color		DE Mod	e Valid	VSY	VSYNC,HSYNC,DE,DOT		
	1	0	0	1	0	1	16-	bit RGB inte (65K colors	data is o	determined DE signal	t	NC,HSY (,D[17:1:			
	1	0	1		-			it RGB inte (262K color		by the E	L digital	VSY	NC,HSY LK,[	NC,DE,[ D[5:0]	отс
	1	1	0	1	1	0		bit RGB inte		SYNC N	Mode In node, DE	VSYNC,HSYNC,DOTO			CLK,
	1	1	0	1	0	1	16-	bit RGB inte		_			NC,HSYNC,DOTCLK, ':13] & D[11:1]		CLK,
	1	1	1		_			oit RGB inte (262K color		determir commar	ned by B5 nd	h VSY D[5:0	NC,HSY )]	NC,DOT	CLK,
Restriction															
								Status				Availa	bility		1
				Norn	nal M	ode C	On, Idle	Mode Off,	Sleep Ou	t		Ye			
Register				Norn	nal M	ode C	On, Idle	Mode On,	Sleep Ou	t		Ye	s		
Availability				Part	ial M	ode C	n, Idle	Mode Off, S	Sleep Out			Υe	es		
			Partial Mode On, Idle Mode On, Sleep Out Yes								_				
							Slee	p In				Ye	Yes		



	Ctatua			Default Value	)	
	Status	RCM[1:0]	VSPL	HSPL	DPL	EPL
Default	Power On Sequence	2'b00	1'b0	1'b0	1'b0	1'b1
	SW Reset	2'b00	1'b0	1'b0	1'b0	1'b1
	HW Reset	2'b00	1'b0	1'b0	1'b0	1'b1



### 6.3.2. Blanking Porch Control (B5h)

B5h		Blanking Porch Control											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	0	1	B5h
1 <sup>st</sup> Parameter	1	1	1	XX	0			,	VFP [6:0]				08
2 <sup>nd</sup> Parameter	1	1	1	XX	0			,	VBP [6:0]				02
3 <sup>rd</sup> Parameter	1	1	1	XX	0	0	0			Х			XX
4 <sup>th</sup> Parameter	1	1	1	XX	0	0 0 HBP [4:0] 14					14		

**Note:**The Third parameter must write,but it is not valid.

**VFP [6:0] / VBP [6:0]:** The VFP [6:0] and VBP [6:0] bits specify the line number of vertical front and back porch period respectively.

VFP [6:0]	Number of HSYNC of	VFP [6:0]	Number of HSYNC of
VBP [6:0]	front/back porch	VBP [6:0]	front/back porch
0000000	Setting inhibited	1000000	64
0000001	Setting inhibited	1000001	65
0000010	2	1000010	66
0000011	3	1000011	67
0000100	4	1000100	68
0000101	5	1000101	69
:	:	:	:
:	:	:	:
0111101	61	1111101	125
0111110	62	1111110	109.5
0111111	63	1111111	127

Description

Note: VFP + VBP ≤ 254 HSYNC signals

HBP [4:0]: HBP [4:0] bits specify the line number of horizontal back porch period respectively.

HBP [4:0]	Number of HSYNC of f ont/back porch
00000	Setting inhibited
00001	Setting inhibited
00010	2
00011	3
00100	4
00101	5
:	:
:	74
11101	30
11110	31
11111	32



Restriction	EXTC should be high to enable this command				
	Status			Availability	
	Normal Mode On, Idle Mode	Off, Sleep Out		Yes	
Register	Normal Mode On, Idle Mode	On, Sleep Out		Yes	
Availability	Partial Mode On, Idle Mode	Off, Sleep Out		Yes	
	Partial Mode On, Idle Mode	On, Sleep Out		Yes	
	Sleep In			Yes	
		1			
	Status		Default Value		
	Status	VFP [6:0]	VBP [6:0]	HBP [4:0]	
Default	Power On Sequence	7'h08	7'h02	5'h14	
	SW Reset	7'h08	7'h02	5'h14	
		7'h08 7'h02			



### 6.3.3. Display Function Control (B6h)

B6h		Display Function Control											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	1	1	0	B6h
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	Х	Х	XX
2 <sup>nd</sup> Parameter	1	1	1	xx	RE V	GS	SS	SM		Х			80
3 <sup>rd</sup> Parameter	1	1	1	XX	0	0			NL [5	5:0]			27

**note:** the first parameter must write, but it is not valid.

**SS:** Select the shift direction of outputs from the source driver.

SS	Sourc Output Scan Direction
0	S1 → S720
1	S720 → S1

In addition to the shift direction, the settings for both SS and BGR bits are required to change the assignment of R, G, and B dots to the source driver pins.

To assign R, G, B dots to the source driver pins from S1 to S720, set SS = 0.

To assign R, G, B dots to the source driver pins from S720 to S1, set SS = 1.

REV: Select whether the liquid crystal type is normally white type or normally black type.

REV	Liquid crystal type
0	Normally black
1	Normally white

Description


**GS**: Sets the direction of scan by the gate driver in the range determined by SCN [4:0] and NL [4:0]. The scan direction determined by GS = 0 can be reversed by setting GS = 1.

GS	Gate Output Scan Direction
0	G1→G320
1	G320→G1

**SM:** Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module

.SM	GS	Scan Direction	Gate Output Sequence
0	0	G2 G1 G3 LCD Panel	G1 G2 G3 G4→ G317 G318 G319 G320





**NL** [5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected

by the number of lines set by NL [5:0]. The number of lines must be the same or more than the number of lines necessary

for the size of the liquid crystal panel.

		NL	[5:0]		LCD Drive Line				
0	0	0	0	0	0	Setting prohibited			
0	0	0	0	0	1	16 lines			
0	0	0	0	1	1 0 24 lines				
0	0	0	0	1	1	32 lines			
0	0	0	1	0	0	40 lines			
0	0	0	1	0	1	48 lines			
	0	0	1	1	0	56 lines			
0	0	0	1	1	1	64 lines			
0	0	1	0	0	0	72 lines			

		NL [	[5:0]			LCD Drive Line
0	1	0	1	0	1	176 lines
0	1	0	1	1	0	184 lines
0	1	0	1	1	1	192 lines
0	1	1	0	0	0	200 lines
0	1	1	0	0	1	208 lines
0	1	1	0	1	0	216 lines
0	1	1	0	1	1	224 lines
0	1	1	1	0	0	232 lines
0	1	1	1	0	1	240 lines



		0	0	1	0	0	1	80 lines		0	1	1	1	1	0	248 line	es	
		0	0	1	0	1	0	88 lines		0	1	1	1	1	1	256 line	es	
		0	0	1	0	1	1	96 lines		1	0	0	0	0	0	264 line	es	
		0	0	1	1	0	0	104 lines		1	0	0	0	0	1	272 line	es	
		0	0	1	1	0	1	112 lines		1	0	0	0	1	0	280 line	es	
		0	0	1	1	1	0	120 lines		1	0	0	0	1	1	288 line	es	
		0	0	1	1	1	1	128 lines		1	0	0	1	0	0	296 line	es	
		0	1	0	0	0	0	136 lines		1	0	0	1	0	1	304 line	es	
		0	1	0	0	0	1	144 lines		1	0	0	1	1	0	312 line	es	
		0	1	0	0	1	0	152 lines		1	0	0	1	1	1	320 line	es	
		0	1	0	0	1	1	160 lines				Oth	ers			Setting proh	nibited	
		0	1	0	1	0	0	168 lines										
Restriction	EXTC s	should	be h	igh	to ei	nabl	e this	command										
								Status								Availability		
			ı	Norr	nal I	Mod	e On	Idle Mode Off,	Sleep	Out						Yes		1
Register			ı	Norr	nal I	Mod	e On	Idle Mode On,	Sleep	Out						Yes		
Availability				Part	ial N	Лod	e On,	Idle Mode Off,	Sleep	Out						Yes		1
				Part	ial N	Лod	e On,	Idle Mode On,	Sleep	Out						Yes		
								Sleep In								Yes		
												De	faul	t Val	ш			
Default				Sta	itus				RE	·V		GS	lauli		SS	SM	NL[5:0]	
Doradit	-	Po	wer	On	Sec	luen	ice	_	1't			1'b0			'b0	1'b0	6'h27	
	-				Rese			_	1'k			1'b0			'b0	1'b0	6'h27	+
					.550					•	1	. 20			~~	1 . 50	J/	



#### 6.3.4. Interface Control (F6h)

F6h							Interfac	e Con	trol				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	1	1	0	F6h
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	BGR_EOR	Х	Х	WE_MODE	01
2 <sup>nd</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	Х	Х	N	ИDT[1:0]	00
3 <sup>rd</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	DM [1:0	]	RM	RIM	00

MDT [1:0]: Select the method of display data transferring.

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)\*(EP-SP+1), the exceeding data will be ignored.

WEMODE=1: When the transfer number of data exceeds (EC-SC+1)\*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

**DM [1:0]:** Select the display operation mode.

DM[1]	DM[0]	Display Operation Mode
0	0	Internal clock operation
0	1	RGB Interface Mode
1	0	VSYNC interface Mode
1	1	Setting disabled

Description

RM: Select the interface to access the GRAM.

Set RM to "1" when writing display data by the RGB interface.

RM	Interface for RAM Access
0	System interface/VSYNC interface
1	RGB interface

**RIM:** Specify the RGB interface mode when the RGB interface is used. These bits should be set before display operation through the RGB interface and should not be set during operation.

RIM	COLMOD [6:4]	RGB Interface Mode
0	110 (262K color)	18- bit RGB interface (1 transfer/pixel)
0	101 (65K color)	16- bit RGB interface (1 transfer/pixel)
1	(262K color)	6- bit RGB interface (3 transfer/pixel)

Restriction EXTC should be high to enable this command

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes



	Default Value									
Status	BGR_	WE	MDT[1.0]	DM	DM	RIM				
	EOR	MODE	MDT[1:0]	[1:0]	KWI	KIIVI				
Power On Sequence	1'b0	1'b1	2'b00	2'b00	1'b0	1'b0				
SW Reset	1'b0	1'b1	2'b00	2'b00	1'b0	1'b0				
HW Reset	1'b0	1'b1	2'b00	2'b00	1'b0	1'b0				
	Power On Sequence SW Reset	Power On Sequence 1'b0  SW Reset 1'b0	EOR         MODE           Power On Sequence         1'b0         1'b1           SW Reset         1'b0         1'b1	Status         BGR_ EOR         WE MODE         MDT[1:0]           Power On Sequence         1'b0         1'b1         2'b00           SW Reset         1'b0         1'b1         2'b00	Status         BGR_ EOR         WE MODE         MDT[1:0]         DM [1:0]           Power On Sequence         1'b0         1'b1         2'b00         2'b00           SW Reset         1'b0         1'b1         2'b00         2'b00	Status         BGR_ EOR         WE MODE         MDT[1:0]         DM [1:0]         RM           Power On Sequence         1'b0         1'b1         2'b00         2'b00         1'b0           SW Reset         1'b0         1'b1         2'b00         2'b00         1'b0				

### 6.4. Description of Level 3 Command

### **6.4.1.** Frame Rate (E8h)

E8h					F	rame F	Rate						
	D/CX	CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX											
Command	0	1	1	XX	1	1	1	0	1	0	0	0	E8h
1 <sup>st</sup> Parameter	1	1	1	XX	DINV[3:0] RTN1[3:0]							00	
2 <sup>nd</sup> Parameter	1	1	1	XX				RTN2	[7:0]				70

**DINV[3:0]**: Set display inversion mode

TE(Hz)

DINV[3:0]	Inversion
0	column inversion
1	1 dot inversion
2	2 dot inversion
3	4 dot inversion
4	8 dot inversion

rtn2[7:0]

TE(Hz)

rtn2[7:0]

8'd70

TE Hz)

RTN1[3:0]/RTN2[7:0] :Set the frame rate when the internal resistor is used for oscillator circuit.

Frame Rate = 47.62KHz/(136\*(RTN1+4)+RTN2))

TE(Hz)

rtn2[7:0]

note: set rtn1 =1

8'd40

64.0

	8'd00	70.0	8'd10	68.4	8'd20	66.9	8'd30	65.4
	8'd01	69.9	8'd11	68.3	8'd21	66.8	8'd31	65.3
December	8'd02	69.8	8'd12	68.2	8'd22	66.7	8'd32	65.2
Description	8'd03	69.7	8'd13	68.1	8'd23	66.6	8'd33	65.1
	8'd04	69.6	8'd14	68.0	8'd24	66.5	8'd34	65.1
	8'd05	69.5	8'd15	67.9	8'd25	66.4	8'd35	65.0
	8'd06	69.4	8'd16	67.8	8'd26	66.3	8'd36	64.9
	8'd07	69.3	8'd17	67.7	8'd27	66.2	8'd37	64.8
	8'd08	69.2	8'd18	67.6	8'd28	66.1	8'd38	64.7
	8'd09	69.1	8'd19	67.5	8'd29	66.0	8'd39	64.6
	8'd0A	69.0	8'd1A	67.4	8'd2A	66.0	8'd3A	64.5
	8'd0B	68.9	8'd1B	67.4	8'd2B	65.9	8'd3B	64.4
	8'd0C	68.8	8'd1C	67.3	8'd2C	65.8	8'd3C	64.4
	8'd0D	68.7	8'd1D	67.2	8'd2D	65.7	8'd3D	64.3
	8'd0E	68.6	8'd1E	67.1	8'd2E	65.6	8'd3E	64.2
	8'd0F	68.5	8'd1F	67.0	8'd2F	65.5	8'd3F	64.1
	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)

62.7

8'd60

8'd50



	8'd41	63.9	8'd51	62.6	8'd61	61.3	3	8'd71	60.0
	8'd42	63.8	8'd52	62.5	8'd62	61.2	2	8'd72	60.0
	8'd44	63.7	8'd55	62.2	8'd66	60.9	9	8'd77	59.6
	8'd44	63.7	8'd54	62.3	8'd64	61.1	1	8'd74	59.8
	8'd45	63.6	8'd55	62.2	8'd65	61.0	)	8'd75	59.7
	8'd46	63.5	8'd56	62.2	8'd66	60.9	9	8'd76	59.7
	8'd47	63.4	8'd57	62.1	8'd67	60.8	3	8'd77	59.6
	8'd48	63.3	8'd58	62.0	8'd68	60.7	7	8'd78	59.5
	8'd49	63.2	8'd59	61.9	8'd69	60.7	7	8'd79	59.4
	8'd4A	63.2	8'd5A	61.8	8'd6A	60.6	6	8'd7A	59.4
	8'd4B	63.1	8'd5B	61.8	8'd6B	60.5	5 8'd7B		59.3
	8'd4C	63.0	8'd5C	61.7	8'd6C	60.4	4	8'd7C	59.2
	8'd4D	62.9	8'd5D	61.6	8'd6D	60.4	4	8'd7D	59.2
	8'd4E	62.8	8'd5E	61.5	8'd6E	60.3	3	8'd7E	59.1
	8'd4F	62.7	8'd5F	61.4	8'd6F	60.2	2	8'd7F	59.0
	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(Hz)	rtn2[7:0]	TE(H	lz)	rtn2[7:0]	TE(Hz)
	8'd80	58.9	8'd84	58.6					
	8'd80 8'd81	58.9 58.9	8'd84 8'd85	58.6 58.6					
	8'd81	58.9	8'd85	58.6					
	8'd81 8'd82	58.9 58.8 58.4	8'd85 8'd86	58.6 58.5					
	8'd81 8'd82 8'd83	58.9 58.8 58.4	8'd85 8'd86	58.6 58.5	rtn1[3:0]	TE(H	lz)	rtn1[3:0]	TE(Hz)
	8'd81 8'd82 8'd83 note: set rtn2	58.9 58.8 58.4 2=0x40	8'd85 8'd86 8'd87	58.6 58.5 58.4	rtn1[3:0] 8'd08	TE(H	-	rtn1[3:0] 8'd0C	TE(Hz) 21.3
	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0]	58.9 58.8 58.4 2=0x40 TE(Hz)	8'd85 8'd86 8'd87 rtn1[3:0]	58.6 58.5 58.4 TE(Hz)			1		
	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04	58.6 58.5 58.4 TE(Hz) 41.3	8'd08	28.1	1	8'd0C	21.3
	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05	58.6 58.5 58.4 TE(Hz) 41.3 37.0	8'd08	28.1	1 )	8'd0C 8'd0D	21.3 20.0
Restriction	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07	58.6 58.5 58.4 TE(Hz) 41.3 37.0 33.4 30.5	8'd08 8'd09 8'd0A 8'd0B	28.1 26.0 24.2	1 )	8'd0C 8'd0D 8'd0E	21.3 20.0 19.0
Restriction	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07	58.6 58.5 58.4 TE(Hz) 41.3 37.0 33.4 30.5	8'd08 8'd09 8'd0A 8'd0B	28.1 26.0 24.2	1 )	8'd0C 8'd0D 8'd0E	21.3 20.0 19.0
Restriction	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07	58.6 58.5 58.4 TE(Hz) 41.3 37.0 33.4 30.5	8'd08 8'd09 8'd0A 8'd0B	28.1 26.0 24.2	2	8'd0C 8'd0D 8'd0E	21.3 20.0 19.0
	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9 and should be s	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07	58.6 58.5 58.4 TE(Hz) 41.3 37.0 33.4 30.5 ole this comma	8'd08 8'd09 8'd0A 8'd0B	28.1 26.0 24.2	2	8'd0C 8'd0D 8'd0E 8'd0F	21.3 20.0 19.0
Register	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9 nd should be s	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07 et high to enab	58.6 58.5 58.4  TE(Hz) 41.3 37.0 33.4 30.5  Status  dle Mode Off,	8'd08 8'd09 8'd0A 8'd0B and	28.1 26.0 24.2	2	8'd0C 8'd0D 8'd0E 8'd0F	21.3 20.0 19.0
	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9 and should be s	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07 et high to enat	58.6 58.5 58.4  TE(Hz) 41.3 37.0 33.4 30.5 ble this comma	8'd08 8'd09 8'd0A 8'd0B and Sleep Out	28.1 26.0 24.2	2	8'd0C 8'd0D 8'd0E 8'd0F	21.3 20.0 19.0
Register	8'd81 8'd82 8'd83 note: set rtn2 rtn1[3:0] 8'd00 8'd01 8'd02 8'd03	58.9 58.8 58.4 2=0x40 TE(Hz) 78.3 64.0 54.1 46.9 nd should be s	8'd85 8'd86 8'd87 rtn1[3:0] 8'd04 8'd05 8'd06 8'd07 et high to enab	58.6 58.5 58.4  TE(Hz) 41.3 37.0 33.4 30.5  Ole this commandation of the Mode Off, of Mode Off,	8'd08 8'd09 8'd0A 8'd0B and Sleep Out Sleep Out	28.1 26.0 24.2	2	8'd0C 8'd0D 8'd0E 8'd0F vailability Yes Yes	21.3 20.0 19.0



Default

Status	Default Value								
Status	DINV[3:0]	RTN1[3:0]	RTN2[7:0]						
Power On Sequence	4'h1	4'h1	8'h40						
SW Reset	4'h1	4'h1	8'h40						
HW Reset	4'h1	4'h1	8'h40						



### 6.4.2. SPI 2DATA control(E9h)

E9h						SPI 2	DATA o	control							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	XX	1	1	1	0	1	0	0	1	E9h		
1 <sup>st</sup> Parameter	1	1	1	XX	X	Х	Х	Х	2data_en	t[2:0]	00				
		2DATA_EN: Set 2_data_line mode in 3-wire/4-wire SPI. 2DATA_MDT[2:0] Set pixel data format in 2_data_line mode.  2DATA_MDT[2:0] Data Format													
		2DATA_MDT[2:0] Data Format													
Description				00	0		65K cc	lor 1pi	le/transition						
				00	1		262K d	color 1p	ixle/transition	1					
				01	0		262K d	color 2/3	3pixle/transiti	on					
				10	0				e/transition						
				11	0		4M col	or 2/3p							
Restriction	Inter co	mmand s	hould be se	et high to	enable	this con	nmand								
					5	Status				Ava	ailability				
			Norr	nal Mode	On, Idle	Mode	Off, Sle	ep Out			Yes				
Register			Norr	nal Mode	On, Idle	Mode	On, Sle	ep Out			Yes				
Availability			Part	ial Mode	On, Idle	Mode	Off, Slee	ep Out			Yes				
			Part	ial Mode (	On, Idle	Mode	On, Slee	ep Out			Yes				
					Slee	p In					Yes				
									efault Value						
			Status			20	DATA_E		ciauli value	2DAT/	MDTI	2:01			
Default		Pow	er On Sequ	Jence		11		2DATA_MDT[2:0] 3'b000							
		·									3'b000				
	_	SW Reset 1'b0 3'b000  HW Reset 1'b0 3'b000										$\dashv$			
					1		, 0								



# **6.4.3.** Power Control 1 (A3h)

A3h		Power Control 1												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	0	0	0	1	1	A3h	
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х	Х	Х	0	0	VCIRE	0	00	
Description	VCIRE:	Select th	VCII	al referenc RE=0 RE =1	e voltage	Intern	al refere	ence vo	ce volta oltage 2.	5V (def	ault)			
Restriction	Inter_co	mmand	should be	set high t	o enable t	his cor	nmand							
Default			P	State					fault Val VCIRE 1'b0	ue				
Boladii				SW Re					1'b0					
				HW R	eset				1'b0					



# **6.4.4.** Power Control 2 (A6h)

A6h		Power Control 2												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	0	0	1	1	0	A6h	
1 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX	Х	Х			Vreg1_	vap[5:0]			2a	
	Set the level.			to output the			level,						_	
		vap[5:	_	vreg1a(V)		o[5:0]		Vreg1a(V	()	Vap[5:0]	ı)	Vreg1a(V	)	
		6'h00		3.900		'h16		5.000 5.050		6'h2c		6.100		
		6'h01 6'h02		3.950 4.000		'h17 'h18		5.100		6'h2d 6'h2e		6.150		
		6'h03		4.050		h19		5.150		6'h2f		6.250		
		6'h04		4.100		h1a		5.200		6'h30		6.300		
		6'h05		4.150		h1b		5.250		6'h31		6.350		
		6'h06		4.200		'h1c		5.300		6'h32		6.400		
		6'h07		4.250		h1d		5.350		6'h33		6.450		
		6'h08	3	4.300	6	h1e		5.400		6'h34		6.500		
Description		6'h09	)	4.350	6	h1f		5.450		6'h35		6.550		
		6'h0a	1	4.400	6	'h20		5.500		6'h36		6.600		
		6'h0b	)	4.450	6	'h21		5.550		6'h37		6.650		
		6'h0c	;	4.500	6	'h22		5.600		6'h38		6.700		
		6'h0d	i	4.550	6	'h23		5.650		6'h39		6.750		
		6'h0e	)	4.600	6	'h24		5.700		6'h3a		6.800		
		6'h0f	:	4.650	6	'h25		5.750		6'h3b		6.850		
		6'h10	)	4.700	6	'h26		5.800		6'h3c		6.900		
		6'h11		4.750	6	'h27		5.850		6'h3d		6.950		
		6'h12	2	4.800	6	'h28		5.900		6'h3e		7.000		
		6'h13	3	4.850	6	'h29		5.950		6'h3f		7.050		
		6'h14	ŀ	4.900	6	'h2a		6.000						
		6'h15	5	4.950	6	'h2b		6.050						
Restriction	Inter_co	ommand s	should be	set high to e	nable this	s comm	and							
	Status Availability													
Register	Normal Mode On, Idle Mode Off, Sleep Out Yes													
Register Availability	Normal Mode On, Idle Mode On, Sleep Out Yes													
Availability			Pa	rtial Mode Or	e On, Idle Mode Off, Sleep Out					Yes				
			Pa	Partial Mode On, Idle Mode On, Sleep Out						Yes				
					Sleep I	n				`				



	Status	Default Value
	Status	vap[5:0]
Default	Power On Sequence	6'h2a
	SW Reset	6'h2a
	HW Reset	6'h2a



# **6.4.5.** Power Control 3 (A7h)

A7h						Power	Contro	ol 3					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	0	0	1	1	1	A7h
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х			Vreg1_	vbp[5:0]			25
	Set the			to output the									_
		vbp[5:	_	vreg1b(V)		p[5:0]		Vreg1b(V	') '			Vreg1b(	V)
		6'h00		0.400	6'h16			1.200		6'h2c		1.750	
		6'h01		0.450	6'h17			1.220		6'h2d		1.800	
		6'h02		0.500		'h18		1.240		6'h2e		1.850	
		6'h03		0.550		'h19		1.260		6'h2f		1.900	
		6'h04	-	0.600		h1a		1.280		6'h30		1.950	
		6'h05		0.650		'h1b		1.300		6'h31		2.000	
		6'h06 6'h07		0.700		'h1c		1.320		6'h32		2.050	
		6'h08		0.800		'h1d 'h1e		1.340		6'h33 6'h34		2.100	
Description		6'h09		0.850		h1f		1.380		6'h35		2.130	
Description		6'h0a	-	0.900		h20		1.400		6'h36		2.250	
		6'h0k		0.950		h21		1.420		6'h37		2.300	
		6'h0d		1.000		h22		1.440		6'h38		2.350	
		6'h0d		1.020		h23		1.460		6'h39		2.400	
		6'h0e	)	1.040	6	'h24		1.480		6'h3a		2.450	
		6'h0f		1.060	6	'h25		1.500		6'h3b		2.500	
		6'h10	)	1.080	6	'h26		1.520		6'h3c		1.750	
		6'h11		1.100	6	'h27		1.540		6'h3d		1.800	
		6'h12	2	1.120	6	'h28		1.560		6'h3e		1.850	
		6'h13	3	1.140	6	'h29		1.580		6'h3f		1.900	
		6'h14	1	1.160	6	'h2a		1.600					
		6'h15	5	1.180	6	'h2b		1.620					
Restriction	Inter_co	ommand :	should be	set high to e	nable this	s comm	and						
					Status					Availability			
Desit 6			No	lormal Mode On, Idle Mode Off, Sleep Out						Yes			
Register			No	Normal Mode On, Idle Mode On, Sleep Out						Yes			
Availability			Pa	ırtial Mode Oı	n, Idle Mo	ode Off,	Sleep	Out			Yes		
			Pa	ırtial Mode Oı	n, Idle Mo	ode On,	Sleep	Out	Yes				
				Sleep In						Yes			



		Status	Default Value
		Status	vbp[5:0]
Default		Power On Sequence	6'h25
		SW Reset	6'h25
		HW Reset	6'h25
	·		



# **6.4.6. Power Control 4 (A8h)**

A8h						Power (	Contro	ol 4					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XX	1	0	1	0	1	0	0	0	A8h
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х		<u> </u>	Vreg2_	_van[5:0]		•	15
	Set the	voltage le	evel value	to output the	VREG2	A OUT I	evel, v	which is a	referen	ce level	for the (	grayscale	voltage
	level.												
		van[5:	0]	Vreg2a	vai	n[5:0]		Vreg2a		Van[5:0	]	Vreg2a	
		6' 00	)	-1.950	6	'h16		-3.050		6'h2c		-4.150	
		6'h01		-2.000	6	'h17		-3.100		6'h2d		-4.200	
		6'h02	2	-2.050	6	'h18		-3.150		6'h2e		-4.250	
		6'h03	3	-2.100	6	'h19		-3.200		6'h2f		-4.300	
		6'h04	ļ.	-2.150	6	'h1a		-3.250		6'h30		-4.350	
		6'h05	5	-2.200	6	'h1b		-3.300		6'h31		-4.400	
		6'h06	5	-2.250	6	'h1c		-3.350		6'h32		-4.450	
		6'h07	,	-2.300	6	'h1d		-3.400		6'h33		-4.500	
		6'h08	3	-2.350	6	'h1e		-3.450		6'h34		-4.550	
Description		6'h09	)	-2.400	6	h1f		-3.500		6'h35		-4.600	
		6'h0a	1	-2.450	6	'h20		-3.550		6'h36		-4.650	
		6'h0b	)	-2.500	6	'h21		-3.600		6'h37		-4.700	
		6'h0d	;	-2.550	6	'h22		-3.650		6'h38		-4.750	
		6'h0c		-2.600	6	'h23		-3.700		6'h39		-4.800	
		6'h0e		-2.650		'h24		-3.750		6'h3a		-4.850	
		6'h0f	:	-2.700	6	'h25		-3.800		6'h3b		-4.900	
		6'h10	)	-2.750	6	'h26		-3.850		6'h3c		-4.950	
		6'h11		-2.800		'h27		-3.900		6'h3d		-5.000	
		6'h12		-2.850		'h28		-3.950		6'h3e		-5.050	
		6'h13		-2.900		'h29		-4.000		6'h3f		-5.100	
		6'h14		-2.950		'h2a		-4.050					
	L	6'h15	)	-3.000	6	'h2b		-4.100					
Restriction	Inter_co	mmand	should be s	set high to e	nable this	s comm	and						
	Status Availability												
Register											Yes		
Availability			Nori	mal Mode O	n, Idle M	ode On,	Sleep	Out		`	Yes		
			Par	tial Mode Or	On, Idle Mode Off, Sleep Out					Yes			
			Partial Mode On, Idle Mode On, Sleep Out							Yes			
			Sleep In							`	Yes		



	Status	Default Value
	Status	van[5:0]
Default	Power On Sequence	6'h15
	SW Reset	6'h15
	HW Reset	6'h15



# **6.4.7. Power Control 5 (A9h)**

A9h						Power	Contr	ol 5						
	D/CX	RDX	WR.	X D17-8	D7	D6	D!	5 D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	0	1	0	1	0	0	1	A9h	
1 <sup>st</sup> Parameter	1	1	1	XX	Х	Х		1	Vreg2_	vbp[5:0]			25	
	Set the level.			ue to output the			level,						_	
		vbn[5:		Vreg2b(V)		n[5:0]		Vreg2b(V)		Vbn[5:0]		Vreg2b(V	<b>'</b> )	
		6'h00	)	0.400	6'h16			1.200		6'h2c		1.640		
		6'h01		0.450	6	'h17		1.220		6'h2d		1.660		
		6'h02	2	0.500	6	'h18		1.240		6'h2e		1.680		
		6'h03	3	0.550	6	'h19		1.260		6'h2f		1.700		
		6'h04	1	0.600	6	'h1a		1.280		6'h30		1.750		
		6'h05	5	0.650	6	'h1b		1.300		6'h31		1.800		
		6'h06	6	0.700	6	h1c		1.320		6'h32		1.850		
		6'h07	7	0.750	6	'h1d		1.340		6'h33		1.900		
		6'h08	3	0.800	6	'h1e		1.360		6'h34		1.950		
Description		6'h09		0.850	6	6'h1f		1.380		6'h35		2.000		
	6'	6'h0a	a	0.900	6	'h20		1.400		6'h36		2.050		
		6'h0k	)	0.950	6	'h21		1.420		6'h37		2.100		
		6'h0c		1.000	6	'h22		1.440		6'h38		2.150		
		6'h0d		1.020	6	'h23		1.460		6'h39		2.200		
		6'h0e	)	1.040	6'h24			1.480		6'h3a		2.250		
		6'h0f	f	1.060	6'h25			1.500		6'h3b		2.300		
		6'h10	)	1.080	6	'h26		1.520		6'h3c		2.350		
		6'h11	I	1.100	6	'h27		1.540		6'h3d		2.400		
		6'h12	2	1.120	6	'h28		1.560		6'h3e		2.450		
		6'h13	3	1.140	6	'h29		1.580		6'h3f		2.500		
		6'h14	1	1.160	6	'h2a		1.600						
		6'h15	5	1.180	6	'h2b		1.620						
Restriction	Inter_co	ommand	and should be set high to enable this command											
			·											
			Status							Availability				
				Normal Mode On, Idle Mode Off, Sleep Out							Yes			
Register			1	Normal Mode O	n, Idle M	ode On	, Slee	p Out		,	Yes			
Availability		Partial Mode On, Idle Mode Off, Sleep Out								,	Yes			
				Partial Mode Or	n, Idle Mo	ode On,	Slee	p Out		,	Yes			
					Sleep I	n				,	Yes			



	Status	Default Value
	Status	vbn[5:0]
Default	Power On Sequence	6'h25
	SW Reset	6'h25
	HW Reset	6'h25



# 6.4.8. Power Control 6 (ECh)

Cik_ad   (Mhz)   ad[2:0]														ECh
1st   Parameter	HEX	D0	D1	D2	D3	D4	D5	D6	D7	D17-8	WRX	RDX	D/CX	
2st Parameter	ECh	1	1	0	1	0	1	1	1	XX	1	1	0	Command
Set the ChargePump frequence output(Fosc is equal to RC oscillator )   Chp_sou	33	2:0]	e_clk_ad[2	avec		)]	l_clk_ad[2:0	avd		XX	1	1	1	1 <sup>st</sup> Parameter
Set the ChargePump frequence output(Fosc is equal to RC oscillator )   Chp_sou	22	:0]	_clk_ad[2	vcl		2:0]	ou_clk_ad[2	chp_s		XX	1	1	1	2 <sup>st</sup> Parameter
Chp_sou	88		_ad[3:0]	vgl_clk	V		_ad[3:0]	vgh_clk		XX	1	1	1	3 <sup>st</sup> Parameter
Cik_ad   (Mhz)   ad[2:0]						or)	RC oscillat	qual to	(Fosc is e	ence output	ump freque	ChargeP	Set the	
Description	_clk(Mh	avdd	dd_clk_	n av	ee_clk(Mh	ave	avee_clk	Mhz)	vcl_clk(	vcl_clk_	ou_clk	J S	chp_so	
3'h00	z)		ad[2:0]	а	z)		_ad[2:0]			ad[2:0]	(Mhz)	i (	_clk_a	
3'h01   Fosc*(4/4)   3'h01   Fosc*(4/4)   3'h01   Fosc*(3/4)   3'h01   Fosc													[2:0]	
3'h02   Fosc*(5/4)   3'h02   Fosc*(5/4)   3'h02   Fosc*(4/4)   3'h02   Fosc*(4/4)   3'h03   Fosc*(5/4)   3'h03   Fosc*(5/4)   3'h03   Fosc*(5/4)   3'h03   Fosc*(5/4)   3'h04   Fosc*(6/4)   3'h04   Fosc*(6/4)   3'h04   Fosc*(6/4)   3'h04   Fosc*(6/4)   3'h04   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h05   Fosc*(6/4)   3'h06   Fosc*(6/4)   3'h06   Fosc*(6/4)   3'h06   Fosc*(6/4)   3'h07   Fosc*(6/4)   4'h08   Fosc*(6/4)   4'h00   Fosc*(10/4)   4'h00	c*(2/4)	Fos	3'h00	:	osc*(2/4)	Fo	3'h00	3/4)	Fosc*	3'h00	sc*(3/4)	Fo	3'h00	
3'h03	c*(3/4)	Fos	3'h01	;	osc*(3/4)	Fo	3'h01	4/4)	Fosc*	3'h01	sc*(4/4)	Fo	3'h01	
3'h04	c*(4/4)	Fos	3'h02	;	osc*(4/4)	Fo	3'h02	5/4)	Fosc*	3'h02	sc*(5/4)	Fo	3'h02	
3'h05	c*(5/4)	Fos	3'h03	;	osc*(5/4)	Fo	3'h03	6/4)	Fosc*	3'h03	sc*(6/4)	Fo	3'h03	
3'h06	c*(6/4)	Fos	3'h04	;	osc*(6/4)	Fo	3'h04	7/4)	Fosc*	3'h04	sc*(7/4)	Fo	3'h04	
Description  3'h07 Fosc*(10/4) 3'h07 Fosc*(10/4) 3'h07 Fosc*(9/4) 3'h07 Fosc  vgh_clk vgh_clk vgh_clk vgh_clk vgh_clk vgl_clk vgl_clk vgl_clk vgl_clk  ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0]  4'h00 Fosc*(5/4) 4'h08 Fosc*(20/4) 4'h00 Fosc*(5/4) 4'h08 Fosc*  4'h01 Fosc*(6/4) 4'h09 Fosc*(22/4) 4'h01 Fosc*(6/4) 4'h09 Fosc*  4'h02 Fosc*(8/4) 4'h03 Fosc*(24/4) 4'h02 Fosc*(8/4) 4'h03 Fosc*  4'h03 Fosc*(10/4) 4'h0b Fosc*(26/4) 4'h03 Fosc*(10/4) 4'h0b Fosc*  4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc*  4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc*  4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(7/4)	Fos	3'h05	;	osc*(7/4)	Fo	3'h05	Fosc*(8/4)		3'h05	sc*(8/4)	Fo	3'h05	
3'h07 Fosc*(10/4) 3'h07 Fosc*(10/4) 3'h07 Fosc*(9/4) 3'h07 Fosc*  vgh_clk	c*(8/4)	Fos	3'h06	;	osc*(8/4)	Fo	3'h06	9/4)	Fosc*	3'h06	` ′			December
_ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0] vgl_cll  4'h00 Fosc*(5/4) 4'h08 Fosc*(20/4) 4'h00 Fosc*(5/4) 4'h08 Fosc*  4'h01 Fosc*(6/4) 4'h09 Fosc*(22/4) 4'h01 Fosc*(6/4) 4'h09 Fosc*  4'h02 Fosc*(8/4) 4'h0a Fosc*(24/4) 4'h02 Fosc*(8/4) 4'h0a Fosc*  4'h03 Fosc*(10/4) 4'h0b Fosc*(26/4) 4'h03 Fosc*(10/4) 4'h0b Fosc*  4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc*  4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc*  4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(9/4)	Fos	3'h07	;	osc*(9/4)	Fo	3'h07	10/4)	Fosc*(	3'h07	sc*(10/4)	Fos	3'h07	Description
_ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0] (Mhz) ad[3:0]   4'h00 Fosc*(5/4) 4'h08 Fosc*(20/4) 4'h00 Fosc*(5/4) 4'h08 Fosc*  4'h01 Fosc*(6/4) 4'h09 Fosc*(22/4) 4'h01 Fosc*(6/4) 4'h09 Fosc*  4'h02 Fosc*(8/4) 4'h0a Fosc*(24/4) 4'h02 Fosc*(8/4) 4'h0a Fosc*  4'h03 Fosc*(10/4) 4'h0b Fosc*(26/4) 4'h03 Fosc*(10/4) 4'h0b Fosc*  4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc*  4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc*  4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	olk(Mha)	val a	gl_clk_	V	vgl_clk	٧	vgl_clk_	clk	vgh_	vgh_clk_	gh_clk	C V	vgh_cl	
4'h01 Fosc*(6/4) 4'h09 Fosc*(22/4) 4'h01 Fosc*(6/4) 4'h09 Fosc*  4'h02 Fosc*(8/4) 4'h0a Fosc*(24/4) 4'h02 Fosc*(8/4) 4'h0a Fosc*  4'h03 Fosc*(10/4) 4'h0b Fosc*(26/4) 4'h03 Fosc*(10/4) 4'h0b Fosc*  4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc*  4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc*  4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	ik(ivii iz)	vgi_c	ad[3:0]	а	(Mhz)	-	ad[3:0]	z)	(Mh	ad[3:0]	(Mhz)	] (	_ad[3:0	
4'h02 Fosc*(8/4) 4'h0a Fosc*(24/4) 4'h02 Fosc*(8/4) 4'h0a Fosc*  4'h03 Fosc*(10/4) 4'h0b Fosc*(26/4) 4'h03 Fosc*(10/4) 4'h0b Fosc*  4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc*  4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc*  4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(20/4)	Fosc	4'h08		osc*(5/4)	Fo	4'h00	20/4)	Fosc*(	4'h08	sc*(5/4)	Fo	4'h00	
4'h03         Fosc*(10/4)         4'h0b         Fosc*(26/4)         4'h03         Fosc*(10/4)         4'h0b         Fosc*           4'h04         Fosc*(12/4)         4'h0c         Fosc*(28/4)         4'h04         Fosc*(12/4)         4'h0c         Fosc*           4'h05         Fosc*(14/4)         4'h0d         Fosc*(30/4)         4'h05         Fosc*(14/4)         4'h0d         Fosc*           4'h06         Fosc*(16/4)         4'h0e         Fosc*(40/4)         4'h06         Fosc*(16/4)         4'h0e         Fosc*	c*(22/4)	Fosc	4'h09		osc*(6/4)	Fo	4'h01	22/4)	Fosc*(	4'h09	sc*(6/4)	Fo	4'h01	
4'h04 Fosc*(12/4) 4'h0c Fosc*(28/4) 4'h04 Fosc*(12/4) 4'h0c Fosc* 4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc* 4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(24/4)	Fosc	4'h0a		osc*(8/4)	Fo	4'h02	24/4)	Fosc*(	4'h0a	sc*(8/4)	Fo	4'h02	
4'h05 Fosc*(14/4) 4'h0d Fosc*(30/4) 4'h05 Fosc*(14/4) 4'h0d Fosc* 4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(26/4)	Fosc	4'h0b		osc*(10/4)	Fos	4'h03	26/4)	Fosc*(	4'h0b	sc*(10/4)	Fos	4'h03	
4'h06 Fosc*(16/4) 4'h0e Fosc*(40/4) 4'h06 Fosc*(16/4) 4'h0e Fosc*	c*(28/4)	Fosc	4'h0c		osc*(12/4)	Fos	4'h04	28/4)	Fosc*(	4'h0c	sc*(12/4)	Fos	4'h04	
	c*(30/4)	Fosc	4'h0d		osc*(14/4)	Fos	4'h05	30/4)	Fosc*(	4'h0d	sc*(14/4)	Fos	4'h05	
4'h07 Fosc*(18/4) 4'h0f Fosc*(50/4) 4'h07 Fosc*(18/4) 4'h0f Fosc*	c*(40/4)	Fosc	4'h0e		osc*(16/4)	Fos	4'h06	40/4)	Fosc*(	4'h0e	sc*(16/4)	Fos	4'h06	
1 335 (13.1)	c*(50/4)	Fosc	4'h0f	)	osc*(18/4)	Fos	4'h07	50/4)	Fosc*(	4'h0f	sc*(18/4)	Fos	4'h07	
Restriction Inter_command should be set high to enable this command						mand should be set high to enable this command								Restriction
Olates Availabilitie			11 - 1- 11 to .	Δ				01-1						
Status Availability									va Lalla NA		N.I. a.			
Normal Mode On, Idle Mode Off, Sleep Out Yes									<u> </u>					Desiries
Register Normal Mode On, Idle Mode On, Sleep Out Yes  Availability Partial Mode On Idle Mode Off Sleep Out		_							<u> </u>					
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes		_					<u> </u>	•	•					Availability
Partial Mode On, Idle Mode On, Sleep Out Yes							Sieep Out			uai iviode O	Par			
Sleep In Yes			res					1	Sieep II					



				Default	: Value		
	Status	avdd_clk_ad[2	avee_clk_ad[	chp_sou_clk_	vcl_clk_ad[2:	vgh_clk_ad[3	vgl_clk_ad[3:
	Status	:0]	2:0]	ad[2:0]	0]	:0]	0]
Default	Power On	3'h3	3'h3	3'h2	3'h2	4'h8	4'h8
	Sequence	3113	3113	3112	3112	4110	4110
	SW Reset	3'h3	3'h3	3'h2	3'h2	4'h8	4'h8
	HW Reset	3'h3	3'h3	3'h2	3'h2	4'h8	4'h8



# 6.4.9. Power Control 7(A4h)

A4h													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	<b>↑</b>	XX	1	0	1	0	0	1	0	0	A4h
1 <sup>st</sup> Parameter	1	1	1	XX	0	1	0	0		vdd_	_ad[3:0]		44
	vdd_ad	: Set the		/el value to d	output the V		level,	ı4[3·0]	V	CORE(	V)		
			74	4'h00	1.483		4'h			1.994	.•,		
				4'h01	1.545		4'h09			2.109			
				4'h02	1.590		4'h	ı0a	2.193				
Description				4'h03	1.638	4'h0b			2.286				
				4'h04	1.714	4'h0c				2.385			
				4'h05	1.279		4'h0d			1.713			
				4'h06	1.859		4'h0e		1.713				
				4'h07	1.925		4'h0f			1.713			
Restriction	Inter_co	mmand s	should be s	set high to e	nable this co	omma	nd						
					Status					Ava	ailability		
			Norr	mal Mode O	n, Idle Mode	Sleep Ou	ıt		Yes				
Register			Norr	mal Mode O	n, Idle Mode	On, S	Sleep Ou	ıt			Yes		
Availability			Par	tial Mode Or	n, Idle Mode	Off, S	Sleep Ou	t			Yes		
			Par	tial Mode Or	n, Idle Mode	On, S	Sleep Ou	t			Yes		
			Sleep In						Yes				
				Status	Default Valu					/alue			
				Cialdo	vdd_ad[3:0]					3:0]			
Default	Default				quence			4'b					
				SW Res	et			4'b	4				
				HW Res	et	4'b4			4				



# ${\bf 6.4.10.\ Inter\ Register\ Enable1(FEh)}$

FEh					Int	er regis	ter enab	le 1					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	1	1	1	0	FEh
Parameter						No Pa	rameter						
Description	To set Ir	nter_com ously.	Inter_c	high, only he command  rite comma ister enable ister enable ommand	is low and e 1 (FEh	or softw				ow.	ster ena	able 2 (E	Fh)
Restriction													
Register Availability		Status  Normal Mode On, Idle Mode Off, Sleep Out  Normal Mode On, Idle Mode On, Sleep Out  Partial Mode On, Idle Mode Off, Sleep Out  Partial Mode On, Idle Mode On, Sleep Out  Sleep In								,	ilability Yes Yes Yes Yes Yes Yes		
Default													



# ${\bf 6.4.11.\ Inter\ Register\ Enable2(EFh)}$

EFh					Int	er regis	ter enab	le 2					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	0	1	1	1	1	EFh
Parameter						No Pa	rameter						
Description	To set Ir	nter_compusly.  In I	mand high mand is set  Inter_co write mater regist write mater regist	ter enable  e commar ter enable	is low  Ind  I (FEh)  Ind  I (EFh)	er regis			Con Para D Acc	nnmand ameter isplay tion		able 2 (E	Fh)
Restriction													
Register Availability	Status Normal Mode On, Idle Mode Off, Sleep Out Partial Mode On, Idle Mode On, Sleep Out Sleep In												
Default													



# $\mathbf{6.4.12.}\ \mathbf{SET\_GAMMA1}\ (\mathbf{F0h})$

F0h						SET_G	AMMA1						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	0	0	0	F0h
1 <sup>st</sup> Parameter	1	1	1	XX							dig2g	02	
i i alametei	'										2j0_	n[1:0]	02
2 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XX							dig2g	am_dig	00
	·										2j1_	n[1:0]	
3 <sup>st</sup> Parameter	1	1	1	XX					d	ig2gam_	_vr0n[3	:0]	00
4 <sup>nd</sup> Parameter	1	1	1	XX				d	ig2gam_	_vr1_n[5	:0]		00
5 <sup>st</sup> Parameter	1	1	1	XX				d	ig2gam_	_vr2_n[5	:0]		03
6 <sup>nd</sup> Parameter	1	1	<b>↑</b>	XX					dig2g	jam_vr4 <sub>.</sub>	_n[4:0]		08
	dig2gam	_dig2j0_	_n[1:0]: γ gradi	ent adjus	tment re	gister fo	r negativ	/e polari	ty				
	dig2gam	_dig2j1	_n[1:0]: γ gradi	ent adjus	tment re	gister fo	r negativ	/e polari	ty				
Description	dig2gam	_vr0_n[	3:0]: γ gradien	adjustm	ent regis	ter for ne	egative p	oolarity					
	dig2gam	_vr1_n[	5:0]: γ gradien	adjustm	ent regis	ter for ne	egative p	oolarity					
	dig2gam	gam_vr2_n[5:0]: γ gradient adjustment register for negative polarity											
	dig2gam	gam_vr4_n[4:0]: γ gradient adjustment register for negative polarity											
Restriction	Inter_co	mmand	should be set I	nigh to er	nable this	comma	nd						
					Stat					Avail	ability		
				Mode Or						Y	es		
Register			Normal	Mode On	, ld e M	lode On,	Sleep C	Out		Y	es		
Availability				Mode On	-						es		
			Partial	Mode On			Sleep O	ut			es		
					Sleep In	n				Y	es		
							Default	Value					
	Sta	tus	dig2gam_dig	dig2g	jam_di	dig2ga	am_vr	dig2ga	am_vr	dig2ga	ım_vr	dig2gaı	m_vr
		ituo	2j0_n[1:0]	g2j1_	_n[1:0]	0_n[	3:0]	1_n[	5:0]	2_n[	5:0]	4_n[4	:0]
Default	Powe	er On	2'h02	2'1	h00	4'h	00	6'h	00	6'h(	03	5'h0	8
	Sequ	ence											
						5'h0							
	HW F	Reset	2'h02	2'l	h00	4'h	00	6'h	00	6'h(	03	5'h0	8



### **6.4.13. SET\_GAMMA2** (**F1h**)

F1h		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$															
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX				
Command	0	1	1	XX	1	1	1	1	0	0	0	1	F1h				
1 <sup>st</sup> Parameter	1	1	1	XX							0 0 1 dig2gam_dig 2j0_p[1:0] dig2gam_dig 2j1_p[1:0] g2gam_vr0_p[3:0] vr1_p[5:0] vr2_p[5:0] am_vr4_p[4:0]  Availability Yes Yes Yes Yes						
2 <sup>nd</sup> Parameter	1	1	1	XX								_	00				
3 <sup>st</sup> Parameter	1	1	1	XX					d	ig2gam_	vr0_p[3	3:0]	00				
4 <sup>nd</sup> Parameter	1	1	1	XX				d	ig2gam_	_vr1_p[5	:0]		00				
5 <sup>st</sup> Parameter	1	1	1	XX				d	ig2gam_	_vr2_p[5	:0]		03				
6 <sup>nd</sup> Parameter	1	1	1	XX					dig2g	jam_vr4	_p[4:0]		08				
Description	dig2gam dig2gam dig2gam dig2gam	n_dig2j1_ n_vr0_p[: n_vr1_p[: n_vr2_p[:	_p[1:0]: γ grad _p[1:0]: γ gradier 3:0]: γ gradier 5:0]: γ gradier 5:0]: γ gradier 4:0]: γ gradier	lient adjus nt adjustm nt adjustm nt adjustm	ent regis ent regis ent regis	gister for ter for po ter for po ter for po	r positive positive positive positive p	e polarity olarity olarity olarity									
Restriction	Inter_co	2gam_vr4_p[4:0]: γ gradient adjustment register for positive polarity er_command should be set high to enable this command															
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mo e On, Idle Mode On, Sleep Out Yes															
		Default Value  dig2gam_dig dig2gam_vr dig2gam_vr dig2gam_vr dig2gam_vr dig2gam_vr											m_vr				
	Sta	itus	2j0_p[1:0]	g2j1_	_p[1:0]	0_p[	3:0]	1_p[	5:0]	2_p[	5:0]	4_p[4	:0]				
Default	Power On 2'h01 2'h00				h00	4'h	00				5'h0	8					
	SW Reset 2'h01 2'h00 4'h00 6'h00 6'h03 5'							5'h0	8								
	HW I	Reset	2'h01	2'l	h00	4'h	00	6'h	00	6'h(	03	5'h0	8				



### **6.4.14. SET\_GAMMA3** (**F2h**)

F2h	SET_GAMMA3           D/CX         RDX         WRX         D17-8         D7         D6         D5         D4         D3         D2         D1         D0         HEX												
	D/CX	RDX	WRX [	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	1	1	1	0	0	1	0	F2h
1 <sup>st</sup> Parameter	1	1	1	XX					dig2g	jam_vr6_	_n[4:0]		06
2 <sup>nd</sup> Parameter	1	1	1	XX					di	g2gam_v	/r13_n[3	3:0]	05
3 <sup>st</sup> Parameter	1	1	1	XX				dig2ga	am_vr20	)_n[6:0]			2b
4 <sup>nd</sup> Parameter	1	1	1	XX						dig2ga	am_vr27	_n[2:0]	04
5 <sup>st</sup> Parameter	1	1	1	XX						dig2ga	am_vr36	6_n[2:0]	04
6 <sup>nd</sup> Parameter	1	1	1	XX				dig2ga	am_vr43	3_n[6:0]			41
Description	dig2gam dig2gam dig2gam dig2gam	n_vr13_r n_vr20_r n_vr27_r n_vr36_r	4:0]: γ gradient [3:0]: γ gradien [6:0]: γ gradien [2:0]: γ gradien [2:0]: γ gradien [6:0]: γ gradien	t adjustn t adjustn t adjustn t adjustn	nent regi nent regi nent regi	ster for r ster for r ster for r	negative negative negative	polarity polarity polarity polarity					
Restriction	Inter_co	mmand	should be set h	igh to en	able this	comma	nd						
Register Availability		Status Availability  Normal Mode On, Idle M de Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default	Default Value           Status         dig2gam_vr6         dig2gam_vr         dig2								1				



### $\mathbf{6.4.15.} \quad \mathbf{SET\_GAMMA4} \ (\mathbf{F3h})$

F3h	SET_GAMMA4           D/CX         RDX         WRX         D17-8         D7         D6         D5         D4         D3         D2         D1         D0         HEX													
	D/CX	RDX	WRX [	017-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	XX	1	1	1	1	0	0	1	1	F3h	
1 <sup>st</sup> Parameter	1	1	1	XX					dig2g	gam_vr6_	_p[4:0]		0d	
2 <sup>nd</sup> Parameter	1	1	1	XX					di	g2gam_v	/r13_p[3	3:0]	08	
3 <sup>st</sup> Parameter	1	1	1	XX				dig2ga	am_vr20	)_p[6:0]			2e	
4 <sup>nd</sup> Parameter	1	1	1	XX						dig2ga	am_vr27	_p[2:0]	04	
5 <sup>st</sup> Parameter	1	1	<b>↑</b>	XX						dig2ga	am_vr36	6_p[2:0]	05	
6 <sup>nd</sup> Parameter	1	1	1	XX				dig2ga	am_vr43	3_p[6:0]			3f	
Description	dig2gam dig2gam dig2gam dig2gam	n_vr13_p n_vr20_p n_vr27_p n_vr36_p	4:0]: γ gradient [3:0]: γ gradient [6:0]: γ gradient [2:0]: γ gradient [2:0]: γ gradient [6:0]: γ gradient	t adjustn t adjustn t adjustn t adjustn	nent regi nent regi nent regi	ster for poster for po	positive positive positive positive	polarity polarity polarity polarity						
Restriction	Inter_co	mmand	and should be set high to enable this command											
Register Availability			Status Avail bility  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Default	Power Sequ	er On Jence Reset	dig2gam_vr6 _p[4:0] 5'h0d 5'h0d	13_r 4'r 4'r	am_vr o[3:0] n08 n08	dig2ga 20_p 7'h. 7'h.	[6:0] 2e 2e	Value dig2ga 27_p 3'h 3'h 3'h	[2:0] 04 04	r dig2gam_vr dig2gam_vr 36_p[2:0] 43_p[6:0] 3'h05 7'h3f 3'h05 7'h3f 3'h05 7'h3f				



# **6.4.16. SET\_GAMMA5** (**F4h**)

	SET_GAMMA5											
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
0	1	1	XX	1	1	1	1	0	1	0	0	F4h
1	1	1	XX					di	g2gam_	vr50_n[	3:0]	0c
1	1	1	XX					dig2ga	am_vr57	_n[4:0]		17
1	1	1	XX					dig2ga	am_vr59	_n[4:0]		18
1	1	1	XX				diç	g2gam_	vr61_n[5	5:0]		13
1	1	1	XX				diç	g2gam_	vr62_n[5	5:0]		17
1	1	1	XX					di	g2gam_	vr63_n[	3:0]	0d
dig2gam dig2gam dig2gam dig2gam	p2gam_vr57_n[4:0]: γ gradient adjustment register for negative polarity p2gam_vr59_n[4:0]: γ gradient adjustment register for negative polarity p2gam_vr61_n[5:0]: γ gradient adjustment register for negative polarity p2gam_vr62_n[5:0]: γ gradient adjustment register for negative polarity											
Inter_cor	nter_command should be set high to enable this command											
	Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes											
Powe Sequ SW F	er On ence Reset	0_n[3:0]  4'h0c  4'h0c	57_r 5'h	n[4:0] n17	59_n 5'h 5'h	18 18	dig2ga 61_n  6'h	[5:0] 13	62_n[ 6'h1	[5:0] 17	63_n[ 4'h0 4'h0	3:0] 0d
	0 1 1 1 1 1 1 dig2gam	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ 1 1 ↑ ↑ ↑ 1 1 ↑ ↑ ↑ 1 1 ↑ ↑ ↑ 1 1 ↑ ↑ ↑ ↑	0 1 ↑ XX 1	0 1 ↑ XX 1  1 1 ↑ XX  dig2gam_vr50_n[3:0]: γ gradient adjustment regidig2gam_vr57_n[4:0]: γ gradient adjustment regidig2gam_vr59_n[4:0]: γ gradient adjustment regidig2gam_vr61_n[5:0]: γ gradient adjustment regidig2gam_vr62_n[5:0]: γ gradient adjustment regidig2gam_vr63_n[3:0]: γ gradient adjustment regidig2gam_vr63_n[3:0]: γ gradient adjustment regidig2gam_vr63_n[3:0]: γ gradient adjustment regidig2gam_vr63_n[3:0]: γ gradient adjustment regions dig2gam_vr63_n[3:0]: γ gradient adjustment regions dig2gam_vr63_n[3:	0 1 ↑ XX 1 1  1 1 ↑ XX	0         1         ↑         XX         1         1         1           1         1         ↑         XX             dig2gam_vr50_n[3:0]: γ gradient adjustment register for negative dig2gam_vr61_n[5:0]: γ gradient adjustment register for negative dig2gam_vr62_n[5:0]: γ gradient adjustment register for negative dig2gam_vr63_n[3:0]: γ gradient adjustment register for negative dig2gam_vr64_n[3:0]: γ gradient adjustment register for negative d	0	0	1	1	0




# **6.4.17. SET\_GAMMA6** (**F5h**)

F5h		SET_GAMMA6														
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
Command	0	1	1	XX	1	1	1	1	0	1	0	1	F5h			
1 <sup>st</sup> Parameter	1	1	1	XX					di	g2gam_	vr50_p[	3:0]	0c			
2 <sup>nd</sup> Parameter	1	1	1	XX					dig2ga	am_vr57	_p[4:0]		18			
3 <sup>st</sup> Parameter	1	1	1	XX					dig2ga	am_vr59	_p[4:0]		14			
4 <sup>nd</sup> Parameter	1	1	1	XX				diç	g2gam_	vr61_p[5	5:0]		14			
5 <sup>st</sup> Parameter	1	1	1	XX				diç	g2gam_	vr62_p[5	5:0]		18			
6 <sup>nd</sup> Parameter	1	1	1	XX					di	g2gam_	vr63_p[	3:0]	0d			
Description	dig2gam dig2gam dig2gam dig2gam	g2gam_vr50_p[3:0]: γ amplitude adjustment register for positive polarity g2gam_vr57_p[4:0]: γ amplitude adjustment register for positive polarity g2gam_vr59_p[4:0]: γ amplitude adjustment register for positive polarity g2gam_vr61_p[5:0]: γ amplitude adjustment register for positive polarity g2gam_vr62_p[5:0]: γ amplitude adjustment register for positive polarity g2gam_vr63_p[3:0]: γ amplitude adjustment register for positive polarity														
Restriction	Inter_cor	nter_command should be set high to enable this command														
Register Availability		Status Availability  Normal Mode On, Idle Mode Off, Sleep Out Yes  Normal Mode On, Idle Mode On, Sleep Out Yes  Partial Mode On, Idle Mode Off, Sleep Out Yes  Partial Mode On, Idle Mode On, Sleep Out Yes  Sleep In Yes														
							Default	Value								
	Sta	itus	dig2gam_vr		am_vr	dig2ga	ım_vr	dig2ga	ım_vr	dig2ga	m_vr	dig2ga				
		0_p[3:0] 57_p[4:0] 59_p[4:0] 61_p[5:0] 62_p[5:0] 63_p[3:0							3:0]							
Default		Power On Sequence         4'h0c         5'h18         5'h14         6'h14         6'h18         4'h0d							)d							
	SW F	Reset	4'h0c	5'h	า18	5'h	14	6'h	14	6'h	18	4'h0	d			
	HW F	HW Reset         4'h0c         5'h18         5'h14         6'h14         6'h18         4'h0d														



# 7. Application



# 8. Electrical Characteristics

# 8.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When GC9306 is used out of the absolute maximum ratings, GC9306 may be permanently damaged. To use GC9306 within the following electrical characteristics limitation is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, GC9306 will malfunction and cause poor reliability. **Table43.** 

Item	Symbol	Unit	Value
Supply voltage	VCI	V	-0.3~+4.6
Supply voltage(Logic)	IOVCC	V	-0.3~+4.6
Supply voltage(Digital)	VCORE	V	-0.3~+2.0
Driver supply voltage	VGH-VGL	V	-0.3~+32.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range	VO	V	-0.3~IOVCC+0.3
Operation temperature	Topr	°C	-40~+85
Storage temperature	Tstg	$^{\circ}$	-55~+110

Note: If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.



### 8.2. DC Characteristics

### **General DC Characteristics**

#### Table44.

Item	Symbol	Unit	Condition	Min.	Тур.	Max.	Note
		Pow	er and Operation Volta	age			
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	2.8	3.3	Note2
Digital Operating voltage	Operating voltage VCORE V Digital supply voltage 1.34		1.34	-	Note2		
Gate Driver High Voltage	VGH	V	-	10.0	=	12.0	Note3
Gate Driver Low Voltage	VGL	V	-	-11.0	-	-9.0	Note3
Driver Supply Voltage	-	V	VGH-VGL	19	-	23	Note3
		l .	Input and Output				
Logic High Level Input Voltage	VIH	V	-	0.7*IOV CC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	VSSC	-	0.3*IOV CC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IOV CC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSSC	-	0.2*IOV CC	Note1,2,3
Logic High Level Input Current	IIH	uA	-	-	-	1	Note1,2,3
Logic Low Level Input Current	IIL	uA	-	-1	-	-	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or VSSC	-0.1	-	+0.1	Note1,2,3
		•	Source Driver				
Source Output Range	Vsout	V	-	VREG2	-	VREG1	Note4

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, D[17:0], D/CX, RESX, TE, DOTCLK, VSYNC, HSYNC, DE, SDA, SCL, IM3, IM2, IM1,IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.

Note5: VCI=2.6V Note6: VCI=3.3V

Note7: The Max. Value is between with Note 4 measure point and Gamma setting value

# 8.3. AC Characteristics

# 8.3.1. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-

I)

# Figure 90.




Table45.


Signal	Symbol	Parameter	min	max	Unit	Description
DCV	tast	Address setup time	0	-	ns	
DCX taht		Address hold time(Write/Read)		-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc Write Cycle		66	-	ns	
WRX twrh		Write Control pulse H duration	15	-	ns	
	twrl	Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM)	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	RDX(ID) trdh Read Control H pulse duration		90	-	ns	
	trdl	Read Control L pulse duration	70	-	ns	
D[17:0],D[1	tdst	Write data setup time 10 - ns For i		For maximum CL=30pF		
5:0],D[8:0], tdht Write data hold time		10	-	ns	For minimum CL=8pF	



D[7:0]	trat	Read access time	-	40	ns
	tratfm	Read access time	-	340	ns
	trod	Read output disable time	20	80	ns


Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V

### Figure91.



CSX timings:


### Figure 92.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

Figure 92.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

# 8.3.2. Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080-

II)

Figure 93.




Table46.


Signal	Symbol	Parameter	min	max	Unit	Description
DOV	tast	Address setup time	0	-	ns	
DCX taht		Address hold time(Write/Read)		-	ns	
	tchw	CSX "H" pulse width	0	-	ns	
	tcs	Chip Select setup time(Write)	15	-	ns	
CSX	trcs	Chip Select setup time(Read ID)	45	-	ns	
	trcsfm	Chip Select setup time(Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write Cycle	66	-	ns	
WRX twrh		Write Control pulse H duration	15	-	ns	
		Write Control pulse L duration	15	-	ns	
	trcfm	Read Cycle (FM)	380	-	ns	
RDX(FM)	trdhfm	Read Control H duration(FM)	180	-	ns	
	trdlfm	Read Control L duration(FM)	200	-	ns	
	trc	Read Cycle (ID)	160	-	ns	
RDX(ID)	trdh	Read Control pulse H duration	90	-	ns	
	trdl	Read Control pulse L duration	70	-	ns	
D[17:0],D[1	tdst	Write data setup time	10	-	ns	
7:10]&D[8:	tdht	Write data hold time	10	-	ns	For maximum CL=30pF
1],D[17:10]	trat	Read access time	-	40	ns	For minimum CL=8pF
,D[17:9]	tratfm	Read access time	-	340	ns	



	trod	Read output disable time	20	80	ns	ı


Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, VSS=0V.

### Figure 94.



CSX timings:


### Figure 95.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Write to read or read to write timings:

### Figure 96.



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

# 8.3.3. Display Serial Interface Timing Characteristics (3-line SPI system)

# Figure 97.




Table47.

Signal	Symbol	Parameter	min	max	Unit	Description
	tscycw	Serial Clock Cycle (Write)	10	-	ns	
	tshw	SCL "H" Pulse Width (Write)	5	-	ns	
SCL	tslw	SCL "L" Pulse Width (Write)	5	-	ns	
SCL	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
tslr SCL "L" Pulse Width (		SCL "L" Pulse Width (Read)	60	-	ns	
CDA/CDI/Inn.st	tsds	Data setup time (Write)	5	-	ns	
SDA/SDI (Input)	tsdh	Data hold time (Write)	5	-	ns	
SDA/SD0(Outp)	tacc	Access time (Read)	10	-	ns	
	tscc	SCL-CSX	10	-	ns	
CSV	tchw	CSX "H" Pulse Width	10	-	ns	
CSX	tcss		20	-	ns	
	tcsh	CSX-SCL Time	40	-	ns	

Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, VSSA=VSSC=0V

Figure 98.



# 8.3.4. Display Serial Interface Timing Characteristics (4-line SPI system)

### Figure 98.





Table 48.

Signal	Symbol	Parameter	min	max	Unit	Description
007	tcss	Chip select time (Write)	20	-	ns	
CSX	tcsh	Chip select hold time (Read)	40	-	ns	
	twc	Serial Clock Cycle (Write)	10	-	ns	
	twrh	SCL "H" Pulse Width (Write)	5	-	ns	
001	twrl	SCL "L" Pulse Width (Write)	5	-	ns	
SCL trc		Serial Clock Cycle (Read)	150	-	ns	
	trdh	SCL "H" Pulse Width (Read)	60	-	ns	
	trdl	SCL "L" Pulse Width (Read)	60	-	ns	
D/CV	tas	D/CX setup time	10	-	ns	
D/CX	tah	D/CX hold time (Write/Read)	10	-	ns	
SDA/SDI	tds	Data setup time (Write)	5	-	ns	
(Input)	tdh	Data hold time (Write)	5	-	ns	
SDA/SD0						
(Output)	tacc	Access time (Read)	10	-	ns	

Note: Ta = 25 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V

Figure99.





# 8.3.5. Parallel 18/16/6-bit RGB Interface Timing Characteristics

# Figure 100.




Table49.

Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC/HSYNC	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
V3TNC/H3TNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
DL	tenh	DE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	18/16-bit bus RGB
D[17.0]	tpdh	Date hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTCER	tcycd	DOTCLK cycle time	100	-	ns	
	trgbr,trgbf	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC/HSYNC	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
VSTNC/HSTNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
DE	tens	DE setup time	15	-	ns	
DE	tenh	DE hold time	15	-	ns	
D[47.0]	tpos	Data setup time	15	-	ns	6-bit bus RGB
D[17:0]	tpdh	Date hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTCER	tcycd	DOTCLK cycle time	100	-	ns	
	trgbr,trgbf	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, AGND=VSS=0V



Figure 101.





# 9. Revision History

Version No.	Date	Page	Description
V1.00	2016-11-16	All	New Created
V1.01	2016-11-30	190/191	Table47 table48 modified