



# Intelligent Professional IP Camera SoC

### **Overview**

V851S is a new generation of high-performance H.264/H.265 encoding SoC targeted for the field of IP Camera. It integrates the single Cortex-A7 core@900MHz, RISC-V@600MHz and 0.5 Tops NPU and supports various intelligent application such as human detection and crossing alarm. V851S is also designed with a new generation of high-performance ISP image processor and video encoder with professional encoding quality, low encoding bit rate and mainstream-level image processing capability. In addition, V851S supports 64MB DDR2 and rich peripheral interfaces, such as USB, SDIO, and Ethernet, to meet the requirements of various IP Camera products.

### **Features**

CPU	<ul> <li>Cortex-A7@900MHz CPU core, supporting 32 KB I-cache, 32 KB D-cache, and 128 KB L2 cache</li> <li>RISC-V@600 MHz core, supporting 16 KB I-cache and 16 KB D-cache</li> </ul>		
NPU	<ul> <li>Maximum performance up to 0.5 Tops</li> <li>Embedded 128KB internal buffer</li> <li>Supports deep learning frameworks: TensorFlow, Caffe, Tflite, Pytorch, Onnx NN, and so on</li> </ul>		
Memory	<ul> <li>SIP 64 MB DDR2</li> <li>SD3.0/eMMC 4.5 interface</li> <li>SPI Nor/SPI Nand Flash</li> </ul>		
Video Engine	<ul> <li>Video encoder</li> <li>H.264/H.265 up to or 4M@30fps</li> <li>JPEG up to 1080p@60fps</li> <li>Video decoder</li> <li>Supports H.264 BP/MP/HP, JPEG</li> <li>Real-time multiple streams H.264 encoding capability: 4M@30fps</li> <li>JPEG snapshot performance of 1080p@60fps independently</li> </ul>		
Display Engine	<ul> <li>Allwinner SmartColor post processing for an excellent display experience</li> <li>Supports 2 video channels and 1 UI channel</li> <li>Supports G2D hardware accelerator including rotate, mixer, and scaler functions</li> </ul>		
Audio	<ul> <li>1 DAC and 1 ADCs</li> <li>Analog audio interfaces: MICIN1P/N, LINEOUTP</li> <li>Digital audio interfaces: I2S/PCM x 1, DMIC x 1</li> </ul>		


### **Features**

Video OUT	<ul> <li>RGB LCD output interface up to 320 x 240@60fps</li> <li>1*2-lane MIPI DSI interface up to 1280x720@60fps</li> </ul>		
Video Input	ISP  Maximum performance of 4M@30fps and maximum resolution of 2560x1440  Supports 3A (AE, AWB, and AF), 3DNR, and 2F-WDR. 3A parameters are adjustable.  Provides ISP tuning tools for the PC  Supports Lens Distortion Correction (LDC) and Fish Eye Correction (FEC)  VIPP  Four VIPP YUV422 or YUV420 outputs  Maximum performance of 4M@30fps and maximum resolution of 2560x1440  10-bit parallel CSI interface  Maximum video capture resolution up to 4M@30fps  1*4-lane MIPI CSI interface  Supports DOL WDR mode and splitting into 2*2-lane MIPI CSI  Supports 4-ch VC de-interleaver function  Maximum video capture resolution up to 4M@30fps		
Security System	<ul> <li>AES, DES, 3DES encryption and decryption algorithms</li> <li>RSA/ECC signature verification algorithm</li> <li>MD5/SHA and HMAC tamper proofing</li> <li>PRNG/TRNG hardware random number generator</li> <li>Integrated 2 Kbits OTP storage space</li> </ul>		
Connectivity	<ul> <li>USB2.0 DRD, SDIO 3.0, SPI x 4, UART x 4, TWI x 5, WIEGAND IN</li> <li>PWM (11-ch), GPADC (1-ch)</li> <li>10/100 M EMAC with RMII interfaces</li> </ul>		
Package	• QFN88, 9 mm x 9 mm body size, 0.35 mm ball pitch		

# **Block Diagram**

Video Output	ARM Cortex-A7	NPU 0.5T	Connectivity
2-lane MIPI DSI 1280x720@60fps	l-cache D-cache 32KB 32KB	RISC-V	
RGB LCD 320 x 240@60fps	L2-cache 128KB FPU	l-cache D-cache 16KB 16KB	USB2.0 DRD
Video Input	Display Engine	Internal System	SMHC x3
ISP 4M@30fps	DE	CCU	GPIOs x6
-	G2D	GIC	CDLv4
VIPP 4M@30fps	9.5	DMA	SPI x4 (Supports SPINand/Nor Flash)
10-bit	Video Engine	Thermal Sensor	TWI x5
Parallel CSI	Video Decoding	Timer	
4-lane MIPI CSI	4M@30fps H.264	High Speed Timer	UART x4
4M@30fps	Video Encoding 4M@30fps H.265/ H.264	IOMMU	-
			10M/100M EMAC
Audio	Memory	Security System	$\overline{}$
Audio Codec	SIP 64 MB DDR2	Crypto Engine	GPADC(1-ch)
$\vdash$		Security ID	PWM(11-ch)
I2S/PCM x1	SD3.0/eMMC4.5	Trustzone	I VVIVI(TT-CII)
DMIC	SPI Nor/SPI Nand Flash	Secure Boot	WIEGAND IN

## **Application Diagram**



#### **ABOUT ALLWINNER**

Allwinner Technology, founded in 2007, is a outstanding designer dedicated to intelligent application SoC, high performance analog component and wireless connectivity IC. It is headquartered in Zhuhai China, with other R&D centers and offices in Shenzhen, HongKong, Xi'an, Beijing and Shanghai. Listed on the GEM of the Shenzhen Stock Exchange in 2015, with the stock code 300458.

Motivated by customer-oriented strategy, Allwinner aligns remarkable R&D teams with long-term core-technology investment in UHD video processing, high-performance multi-core CPU/GPU integration with AI and advanced manufacturing process in terms of high integration, ultra-low power consumption and full-stack integration platform, providing competitive turnkey solutions with considerate services. The products powered by Allwinner spread across from smart hardware, smart home, consumer electronics, HD media, smart video, connected car, industry control, wireless communication to analog products.

#### **CONTACT US**

Email: service@allwinnertech.com

This brief is for reference only and has no commitment. All content contained herein is subject to changes without notice. ©2022 Allwinner Technology Co., Ltd.