Final Exam

Dr. Jordan Hanson - Whittier College Dept. of Physics and Astronomy May 7, 2020

1 Chapter 1 - Introductory Concepts

Suppose we have a parallel data stream of 4-bits. Each clock cyle, 4 bits are recieved. The clock period is 0.1 microseconds. How many bits per second are being transmitted?

2. A system sends digital pulses with pulse widths of 20 ns at a frequency of 10 MHz. What is the duty cycle of these pulses?

duty cycle =
$$PW(secs) \circ F(Hz) \cdot 100$$
 $10 \text{ MHz} = 1 \times 10^{7} \text{ Hz}$
= $(2 \times 10^{-8}) \circ (1 \times 10^{-7}) \circ 100 =$

3. Special topics: ADCs If an ADC input range goes from 0.0 to 2.5 Volts, and digitizes analog voltages into 8-bit binary numbers, what is the smallest change in voltage the system could detect?

2 Chapter 2 - Number Systems and Codes

 (a) How many bits are necessary to create binary numbers to represent each letter of the alphabet with one number (26 letters)?
 (b) Write your first name, but encoded letter by letter in binary.

a)
$$\log_2(26) = 4.7$$
 bits 50.5 bits. b) gaby
4 bits: 15 letters 5bits: 31 letters 100 0111 100 0001 100 0010 101 100 1

2. Repeat the prior exercise with hexedecimal numbers instead of binary ones.

3 Chapter 3 - Logic Gates

 (a) In a certain manufacturing process, electrical components are automatically placed on a printed ciruit board (PCB). Before insertion, the tool must have the correct x-coordinate, y-coordinate, and the component must be ready. Each condition is a HIGH, and the inserter proceeds on LOW. Design a circuit that implements this process.
 (b) Suppose the inserter replaces A in Fig. 1 with AD. What is the new simplified logic function?




Figure 1: Example circuit for chapter 3.

Y = ABCD + ABCD

HB CD	00	01	10	11
00]	1	1		
01		1	1	
10		1	1	1
11	1	1	1	1

$$X = A + \overline{C}D + AC\overline{D} + \overline{ABCD}$$

$$X = A + \overline{C}D + C\overline{D}(A + \overline{AB})$$

$$X = A + A + \overline{AB}$$

$$X = B$$





Figure 3: Example circuit for chapter 7.

7 Chapter 7 - Latches, Flip-flops, and Timers

1. Remember the counter mentioned in the previous problem? Consider Fig. 3. Determine the output waveforms in relation to the clock for Q_A , Q_B , and Q_C , and show that $Q_CQ_BQ_A$ is the binary sequence.



Two bonus points: Determine the Fourier series for the sawtooth wave, which is just f(x) = x from 0 to 2π, after which it goes back to zero and repeats itself.




Figure 2: Example circuit for chapter 5.


4 Chapter 4 - Boolean Algebra and Logic Simplification

1. Map the expression $X = A + \bar{C}D + AC\bar{D} + \bar{A}BC\bar{D}$ onto a Karnaugh map, group the true states, and develop the simplified logic expression for the output X.

ACD
$$(B+B)(A+\overline{A}) \rightarrow CDB + \overline{C}DBA + \overline{C}DBA$$

5 Chapter 5 - Combinational Logic Analysis

 In Fig. 2, a logic function is shown that outputs 1 if exactly three inputs are 1. (a) Develop the truth table (true states only). (b) Determine if it can be simplified.



Suppose you have a counter that accepts a clock signal as input, and has two outputs that cycle between 00, 01, 10, and 11. (a) Draw a circuit connecting the 2-bit counter to the data select lines of a 1-to-4 demultiplexer.
 (b) Now connect also the counter output to a 2-bit parity checker (XOR gate), and let the output of the parity checker be the data input to the demultiplexer.
 (c) What is the output timing diagram for the four demultiplexer outputs?

