




7. EN HIGH, D HIGH \rightarrow Q HIGH
 EN HIGH, D LOW \rightarrow Q LOW
 EN LOW \rightarrow No change



The output of the negative edge-triggered clock is delayed by the clock pulse width.

