COSC 330 Midtern 11/23

Ch6

1) a) delay a doin cycle

b) 8x8ns = 64ns delay

= 15.625 Mrlz


C) The problem states that the total delay the entire addition hopping in one clock cycle.

A==1 A:=1 (LVL B.=0 30=0 Co DI=1 (23=1) Br=0 B3=1 C.

Cz C 3 So


Survey will go high reador quidaly as 14,18 in puts are constant, and the carries in this case do not charge any of the sums. Go goes high almost immediately because Az Bz ball high in Pull-adder circuit.







$$X = (A, \overline{B}_1) + (A_0 \overline{B}_1 \overline{B}_0)$$

$$+ (A_1 A_0 \overline{B}_0)$$




b.) A=B













$$X = (B, \overline{A},) + (B, \overline{B}, \overline{A}, \overline{A})$$

+ $(B, B, \overline{A},)$












4) 01) 1, 4.) (.)



Only I dute select line needed to plan ketween this states (1/0).





(h7
1) con4

(c) Mux
4-1 Dut

Ch Mux 4-1 Dut AB dan solur

* Duy two dawn solver fines needed (22=4 optims)

d.) CLA STATISTICA QA STATISTICA QB STATISTICA Q

A B X

O D Fr.

Fr.

The

Fr.

The

Ch 8/9

