

## Section 1

① (a) n (delay of in to out)

4 (8 ns)

$$32 \text{ ns} \Rightarrow f_{\max} = \frac{1}{32 \text{ ns}} = 31.25 \text{ MHz}$$


(B) a w/ 8 bit extended

8 (8 ns)

$$64 \text{ ns} \Rightarrow f_{\max} = \frac{1}{64 \text{ ns}} = 15.62 \text{ MHz}$$

(C) Timing Diagram

$C_{in} = 0$



② For 2-bit:

A <sub>1</sub> A <sub>0</sub>	B <sub>1</sub> B <sub>0</sub>	A > B	A = B	A < B
0 0	0 0	0	1	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	1	0	0
0 1	0 1	0	1	0
0 1	1 0	0	0	1
0 1	1 1	0	0	1
1 0	0 0	1	0	0
1 0	0 1	1	0	0
1 0	1 0	0	1	0
1 0	1 1	0	0	1
1 1	0 0	1	0	0
1 1	0 1	1	0	0
1 1	1 0	1	0	0
1 1	1 1	0	1	0

For  $A > B$

$$f(A, B) = \Sigma (4, 8, 9, 12, 13, 14)$$

A \ B	00	01	11	10
00				
01	1			
11	1	1		1
10	1	1		

$$A_0 B_1 B_0' + A_1 B_1' + A_1 A_0 B_0'$$

$$A_0 B_0' (A_0 + A_1) + A_1 B_1'$$

For  $A = B$

$$f(A, B) = \Sigma (0, 5, 10, 15)$$

1			
	1		
		1	
			1

$$A_1 A_0 B_1 B_0' + A_1 A_0 B_1' B_0 + A_1 A_0 B_1 B_0 + A_1 A_0' B_1 B_0'$$

$$A_1 B_1' (A_0' B_0' + A_0 B_0) + A_1 B_1 (A_0 B_0 + A_0' B_0')$$

$$(A_0' B_0' + A_0 B_0) (A_1 B_1' + A_1 B_1)$$


$$(A_0 \oplus B_0)' + (A_1 \oplus B_1)'$$

For  $A < B$ ,  $f(A, B) = \Sigma (1, 2, 3, 6, 7, 11)$

	1	1	1

$$A_1' A_0' B_0 + A_1' B_1 + A_0' B_1 B_0$$

$$A_0' B_0 (A_1' + B_1) + A_1' B_1$$



## Section 1

③

Gray code input

$G_3$	$G_2$	$G_1$	$G_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Binary code output

$B_3$	$B_2$	$B_1$	$B_0$
0	0	0	0
0	0	0	1
0	0	1	1
0	0	1	0
0	1	1	1
0	1	1	0
0	1	0	0
0	1	0	1
1	1	1	1
1	1	1	0
1	1	0	0
1	1	0	1
1	0	0	0
1	0	0	1
1	0	1	1
1	0	1	0

For  $B_3$

0	0	0	0
0	0	0	0
1	1	1	1
1	1	1	1

$$B_3 = G_3$$

For  $B_2$

0	0	0	0
1	1	1	1
0	0	0	0
1	1	1	1

$$B_2 = G_3 \oplus G_2$$

For  $B_1$

0	0	1	1
1	1	0	0
0	0	1	1
1	1	0	0

For  $B_0$

0	1	0	1
1	0	1	0
0	1	0	1
1	0	1	0

$$G_1 G_2' G_3' + G_2 G_2' G_1' + G_2 G_2' G_1 + G_2 G_2' G_1'$$

$$G_1 G_2' G_3' + G_1 G_2' G_3 + G_1' G_2' G_3' + G_1' G_2' G_3$$

$$G_1 (G_2' G_3' + G_2' G_3) + G_1' (G_2' G_3' + G_2' G_3)$$

$$G_1 (G_2' \oplus G_3') + G_1' (G_2' \oplus G_3) = B_1$$

$$B_0 = G_0 \oplus G_1 \oplus G_2 \oplus G_3$$

Input




Output



180  
Bidirectional  
register

## Section 2

① i) (A) CLK



### Section 3

①

CLK	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	S <sub>1</sub>	S <sub>0</sub>
0	1	0	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0
2	0	0	1	0	0	0	0	0	1	0
3	0	0	0	1	0	0	0	0	1	0
4	0	0	0	0	1	0	0	0	1	0
5	0	0	0	0	0	1	0	0	1	0
6	0	0	0	0	0	0	1	0	1	0
7	0	0	0	0	0	0	0	1	1	0
8	0	0	0	0	0	0	0	1	0	1
9	0	0	0	0	0	0	1	0	0	1
10	0	0	0	0	0	1	0	0	0	1
11	0	0	0	0	1	0	0	0	0	1
12	0	0	0	1	0	0	0	0	0	1
13	0	0	1	0	0	0	0	0	0	1
14	0	1	0	0	0	0	0	0	0	1
15	1	0	0	0	0	0	0	0	0	1

The circuit has 8 outputs therefore it requires 8 flip flops

