

CDSC 330 Midterm

Andrew Haycholder
11/23

Ch6

1.) a) delay < clock cycle

$$32\text{ns} < T \quad F = \frac{1}{T}$$

$$F < \frac{1}{32\text{ns}}$$


$$F < \frac{1}{32 \times 10^{-9} \text{ sec}}$$

$$F < \frac{1}{32} \text{ GHz} = 0.03125 \text{ GHz} \\ = 31.25 \text{ MHz}$$

b) $8 \times 8\text{ns} = 64\text{ns}$ delay

$$F = \frac{1}{64} \text{ GHz} = 0.015625 \text{ GHz} \\ = 15.625 \text{ MHz}$$

c) The problem states that the total delay must be less than one clock period, so the entire addition happens in one clock cycle.




Summs will go high rather quickly as A/B inputs are constant, and the carries in this case do not change any of the summs. C3 goes high almost immediately because A3, B3 both high in full-adder circuit.

2) a) A > B

$A_1 A_0$ \ $B_1 B_0$	00	01	11	10
00				
01	1			
11	1		1	
10		1	1	


$$X = (A_1 \bar{B}_1) + (A_0 \bar{B}_1 \bar{B}_0) + (A_1 A_0 \bar{B}_0)$$



b) A = B

$A_1 A_0$ \ $B_1 B_0$	00	01	11	10
00	1			
01		1		
11			1	
10				1


$$X = (\bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0) + (\bar{A}_1 A_0 \bar{B}_1 B_0) + (A_1 \bar{A}_0 B_1 \bar{B}_0) + (A_1 A_0 B_1 B_0)$$




2) c.) $A < B$

$B_2 B_1$	00	01	11	10
$A_2 A_1$				
00		1	1	1
01			1	1
11				
10				1

$$X = (B_1 \bar{A}_1) + (B_0 \bar{A}_1 \bar{A}_0) + (B_1 B_0 \bar{A}_1)$$




d.)



3.)

LSB

gray




LSB

binary


MSB

XOR = addition
(w/o carry)


MSB	X
0	0
0	1
1	0
1	1




4.) a.)



b.)




4.) c.)




Only 1 data select line needed to path between two states (1/0).

Ch 7

1.) a.)




b.)



Ch 7


1.) cont

c.)



* Only two data select lines needed ($2^2 = 4$ options)


d.)



A	B	X
0	0	f_{12}
0	1	f_{11}
1	0	f_{10}
1	1	f_{16}

Ch 8/9

1.)



2.)

True if $X = AB + AC + AD + BC + BD + CD$

