



```
1 { "signal" : [  
2   ["Data",  
3     { "name": "A",           "wave": "lh...l...h...l" },  
4     { "name": "B",           "wave": "l.h.l.h.l.h.l." },  
5     { "name": "C",           "wave": "lh.l..h....l.." },  
6     { "name": "D",           "wave": "lh.....l....." },  
7   ],  
8   { "name": "Output",       "wave": "l.hl....." },  
9 ],  
10 "config" : { "hscale" : 2 }  
11 }  
12
```




AND Truth Table

Inputs (A B C D)	AND Output (X)
000	0
001	0
010	0
011	0
100	0
101	0
110	0
111	0
1000	0
1001	0
1010	0
1011	0
1100	0
1101	0
1110	0
1111	1

```
1 { "signal" : [  
2   ["Data",  
3     { "name": "A",           "wave": "lhhlhlhlhlhlhlhlhl" },  
4     { "name": "B",           "wave": "lh.l.h.l.h.l.h.l.h." },  
5     { "name": "C",           "wave": "lh...l...h...l...h." },  
6     { "name": "D",           "wave": "lh.....l.....h." },  
7     { "name": "E",           "wave": "lhl..hl..hl..hl..hl" },  
8   ],  
9   { "name": "ANDed Output",   "wave": "lhl.....hl" },  
10  { "name": "ORed Output",    "wave": "lh.....lh." },  
11 ],  
12 "config" : { "hscale" : 1 }  
13 }  
14
```



```
1 { "signal" : [  
2   ["Data",  
3     { "name": "A",           "wave": "h...lh...lh...lh..." },  
4     { "name": "B",           "wave": "l.h.....l....h.....l." },  
5     { "name": "C",           "wave": "hl.hl.hl.hl.hl.hl.hl.hl..|"},  
6   ],  
7   { "name": "NOTand gate Output", "wave": "h..lh.lh.....lh.lh.." },  
8 ],  
9 "config" : { "hscale" : 1 }  
10 }
```



NAND Truth Table

Inputs (A B C)	N And Output ("X")
000	1
001	1
010	1
011	1
100	1
101	1
110	1
111	0