



Timing Diagram:

2.3.c



3.2



Computer Logic and Digital Circuit Design: Midterm 1

Dr. Jordan Hanson - Whittier College Dept. of Physics and Astronomy

February 29, 2024

1 Chapter 1 - Introductory Concepts





Figure 1: A timing diagram including a clock signal (CLK), a 4-bit parallel data stream (D0-D3), and enable/disable signals (EN/~EN).

$(\frac{t_w}{T}) \cdot 100\% = DC$ $(\frac{1ms}{2ms}) \cdot 100$ assuming interval of ms

- Consider Fig. 1. (a) What is the duty cycle of each D_i signal? (b) Consider the bitstreams of D_i . What does the sequence of numbers represent?
 - $D_0: 12.5\%$ $D_1: 25\%$ $D_2: 50\%$ $D_3: 50\%$
 - represent final design sent to the device
 $D_0: 0101010101010101$ $D_1: 0011001100110011$
 $D_2: 0000111100001111$ $D_3: 0000000111111111$
- (a) Create the timing diagram representing the output of an XOR gate with D_0 and D_1 as inputs. (b) Do the same for D_2 and D_3 . (c) Finally, create the timing diagram representing the output of a 3-input AND gate with the XOR gates from parts (a) and (b), and the EN signal as inputs.



- Suppose D_i represents parallel data with a clock frequency of 4 MHz. (a) What is the total bitrate (bits per second)? (b) What would be the bit rate if the system was serial instead of parallel?

a. $\frac{1}{f} = \frac{1}{4MHz} = .25ns$

b. $\frac{1}{f} = \frac{1}{4MHz} = .25ns$
 $16 \cdot .25 = 4ns$

2 Chapter 2 - Number Systems, Operations, and Codes

- Convert to binary: (a) 1024 (b) 0xB555 (c) -2048

a. 100000000000 b. 1011001011010111 c. 1000000000000

- Convert to hex: (a) 65535 (b) 1000100010001000

a. FFFF b. 8888

3. Design problem. Consider the angular shaft encoder in Fig. 2. The IR emitter/detector detects IR light reflected from white sectors, while the dark sectors absorb the light. The sectors are encoded in binary. For example, starting from inner sectors and reading outward, dark-dark-light is translated to state 001 by the detector. If the shaft rotates 45 degrees, the detector records a state change. (a) If the initial state is 000 and the shaft rotates 360 degrees, how many bit changes occur? (b) How many bit changes would occur if the shaft position was encoded in gray code? (c) Draw the correct face of the shaft encoder, encoded in 3-bit gray code instead of binary¹ (c) If 45 degrees is the angular precision with 3-bit gray code, what is the angular precision with 8 bit gray code?

a) 000 → 001 → 011 → 010 → 110 → 111 → 101 → 100 → 000
 1 2 3 4 5 6 7 8 → 8 bit changes

b) 1 bit change

d) $\frac{360}{2^n} = \theta$

$\frac{360}{2^3} = 45^\circ$

$\frac{360}{2^8} = 1.40625^\circ$





Figure 2: A gray code shaft encoder, or angular encoder, reports the angular position of an object digitally, using the gray code.

3 Chapter 3 - Logic Gates




Figure 3: (Left) A logic gate combination. (Right) A liquid tank-level system built from a NAND gate.

1. Generate the simplified logic expression and truth table for Fig. 3, left. What do you call this type of gate?

$\bar{A}\bar{B} + AB$


| a | b | x | |
|---|---|---|------------------|
| 0 | 0 | 1 | $\bar{A}\bar{B}$ |
| 0 | 1 | 0 | |
| 1 | 0 | 0 | |
| 1 | 1 | 1 | AB |

→ XNOR gate

2. Suppose signals D_0 and D_1 in Fig. 1 are connected to a and b in Fig. 3, left. Generate the timing diagram.

¹ Caution: I believe the figure in the textbook contains errors.

3. Design problem. A liquid tank system is depicted in Fig. 3 (right). The sensors are HIGH when the liquid is above the level. (a) Create and display a red LED system that activates when both tanks are *below* the level. (b) Create and display a yellow LED system that activates when one tank is below and one tank is above the level. (c) Add a third tank with two pipes guiding liquid to tanks A and B. Each pipe should have a valve. Add logic that opens the correct valve so as to fill only the low tank until it is no longer below the level.



4 Chapter 4 - Boolean Algebra and Logic Simplification

1. Suppose an investment firm manages a portfolio with shares in four stocks, labeled A through D. The companies corresponding to stocks A through D are labeled *inactive* or *active* by the firm, based on productivity information. The firm notices that returns (profits) for the portfolio increase under the following conditions:

- All four companies are active, or ...
- Companies A and B are inactive, while companies C and D are active, or ...
- Company A is inactive, while companies B, C, and D are active, or ...
- Company B is inactive, while companies A, C, and D are active.

| A | B | C | D | |
|---|---|---|---|------|
| 1 | 1 | 1 | 1 | ABCD |
| 0 | 0 | 1 | 1 | ABCD |
| 0 | 1 | 1 | 1 | ABCD |
| 1 | 0 | 1 | 1 | ABCD |

- (a) Develop a S-SOP expression for X, the portfolio's state. If profit is increasing, label the output ON, and label it OFF if profit is decreasing. (b) Use a domain-4 Karnaugh map to simplify the S-SOP expression. (c) Based on your analysis, which stock or stocks should be eliminated from the portfolio?

$$X = CD + \bar{A}\bar{B}CD + A\bar{B}CD + \bar{A}BCD$$

(b) Karnaugh map for X:

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 |

Stocks A & B should be eliminated because as long as CD are active the portfolio increases



2. A circuit contains three main branches leading to one output. The output is observed to **fail** under the following conditions below. (a) Use the domain-3 Karnaugh map to determine the conditions under which it does succeed, and write an S-SOP expression for the circuit. (b) Draw the circuit using gates.

- A: false, B: false, C: false
- A: false, B: true, C: false
- A: true, B: true, C: false
- A: true, B: false, C: false
- A: false, B: true, C: true
- A: true, B: true, C: true

(a) Karnaugh map for the circuit:

| AB \ C | 0 | 1 |
|--------|---|---|
| 00 | 0 | 1 |
| 01 | 0 | 0 |
| 11 | 0 | 1 |
| 10 | 0 | 0 |

$$\begin{aligned} & \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC \\ & + A\bar{B}\bar{C} + A\bar{B}C + ABC \\ & = \bar{B} + \bar{A}C + AC \\ & \boxed{\bar{A}B + A\bar{B}C} \end{aligned}$$



5 Chapter 5 - Combinatorial Logic Analysis






Figure 4: Diagrams for Sec. 5. (Left) Inputs are ABC, and the output is X. (Right) The inputs are ABCDE, and the output is X.

- For the input waveforms shown in Fig. 4 (left), what logic circuit will generate the output waveform?




- Bonus:** Assuming a propagation delay of 10 ns through each gate in Fig. 4, determine if the *desired* output waveform X will be generated. The desired output is a pulse with a minimum width of 25 ns.



$$40\text{ns} > 25\text{ns}$$

Will not generate desired output properly because greater delay than minimum



4 gates
each 10 ns

$$4 \cdot 10\text{ns} = 40\text{ns}$$