


(a)  $D = 1$  flip-flop SETS on positive clock edge. (If already SET, it remains SET.)



(b)  $D = 0$  flip-flop RESETS on positive clock edge. (If already RESET, it remains RESET.)

**TABLE 7-2**

Truth table for a positive edge-triggered D flip-flop.

Inputs		Outputs		Comments
$D$	CLK	$Q$	$\bar{Q}$	
0	↑	0	1	RESET
1	↑	1	0	SET

↑ = clock transition LOW to HIGH