
Abdullah Aletaibi

Mod Term 2


(P1)


[a) For max. freq., our period has to min. But we can't have the period to be less than the delay, otherwise will fail.



* Note: the Carry in is connect to the ground which must have a Value of zero, but the Fig. Says otherwise which doesn't make sense.

My Solution is based as if the corrxin in the first addler is zero rather than one.






+ Note: It would be simpler if we change the XOR to XNORfor point &).


C) A<B which, logically, is the same as B>A.

From this logic, we can take our expression in part (a) and invert its terms as Ellows:

AoBoB, +AB, +AoA, Bo = AoBoB, +A, B, +AoA, Bo



d) In Page [4]






13.3) The logic goes as follows:

The MSB will be the same. Then the third xbit will be XORed with the MSB to give the third binary bit. The scond binary bit, however, will carry the previous result and XOR it with the second gray bit as follows:

* Note: Prime sympols is used to indicate gray bits (bit).



(B.4) For 4-bit binary, we need 15 hex-bit (not including the "O"), and 16 in total.

Note: Check the truth table which was made via Word Office "attached"


Bolean: $b_3 = h_8 + h_9 + h_{10} + h_{11} + h_{12} + h_{13} + h_{14} + h_{15}$ $b_0 = h_1 + h_3 + h_5 + h_7 + h_9 + h_{11} + h_{13} + h_{15}$

 $b_1 = h_2 + h_3 + h_3 + h_4 + h_{10} + h_{11} + h_{14} + h_{15}$ $b_2 = h_4 + h_5 + h_6 + h_7 + h_{12} + h_{13} + h_{14} + h_{15}$ 6-4 Continued


| Hex | b3 | b2 | b1 | b0 |
|---------------|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| A =\0 | 1 | 0 | 1 | 0 |
| B=\(| 1 | 0 | 1 | 1 |
| C=15 | 1 | 1 | 0 | 0 |
| D = 13 | 1 | 1 | 0 | 1 |
| E=14 | 1 | 1 | 1 | 0 |
| F=15 | 1 | 1 | 1 | 1 |

a) The logic circuit is done via wavedrom.

b)




Note: he does not go throug any gote; thus, it can be pulled out of the decoder.







C) This part is very Vague, it asks to connect 2 converters

Which produce 8 input to the MVX. But also, it asks to connect them to 2-1 MUX which, by definition, has 2 inputs only. I came up with a solution that satisfies the above statement, but i don't understant behind it.






a) frequency divided (fd) = 2', meaning a single flip-flop.




Note: I'll use the sympol from now on for convenience.


fd=4=22, two derices.




fd=8=23, three devices.



p)






d) TRuth Touble:

| 51 | So | f/2 1 | f/4 | F/8 | P/16 |
|----|--|-------|-----|------|------|
| 0 | 0 | | 0 | ٥ | 0 |
| 0 | - | 0 | 1 | O | 0 |
| \ | 0 | 0 | 0 | 1 | G. |
| \ | The second secon | 0 | 0 | . 0, | |

*Note: I'll choose f/2 2 f/4
For timing chiagram.

7.1 Continue.

4) 0 B 1213 L ((F/))



8-9.2 This Solution needs some elaboration.




· First of all, the condition," Any two of the four channels is true! This satisfied by the following bolean expression:

X(output) = AB+AC+AD+BC+BD+CD - Eq.1


- · For the condition, "True within 100 ns." It's better to use a logic diagram
- -Note: for simplicity, I'm assuming that after two John. counters, the delay (window) will be 100 ns. This means if Z was owr input, then Q is nothing but z itself after 100 ns.

* Logic chiagram that satisfies the Conditions:



Continue on Page 14 Please

Finally, putting all this together to obtain:



Happy Thanks Giving @