Computer Logic and Digital Circuit Design (PHYS306/COSC330): Unit 3

Jordan Hanson

March 21, 2024

Whittier College Department of Physics and Astronomy

Summary

Unit 3 Summary

Reading: chapter 7

We now know how to generate and process digital data. We can do algebra, compare numbers, encode, decode, and multiplex. How does memory work? How is information held in digital systems?

- 1. S-R latches
 - · Basic latch, de-bounce
 - · Gated latch
 - D-latch
- 2. Flip-flops
 - · JK flip-flops
 - Synchronous vs. level-sensitive
- 3. Flip-flop applications




Figure 1: An S-R latch is a *multivibrator* that holds its state when SET, or RESET.




Figure 2: Summary of potential states of a basic S-R latch.




Figure 3: The basic, gate-enabled, and D-latch systems. For the latter two, both the gate and symbol are shown.




Figure 4: De-bouncing is important any time a mechanical switch is meant to interact with digital logic.

Flip Flops




Figure 5: Four types of **synchronous** latches called flip-flops.




Figure 6: The symbol and TT for the D-flip flop. The behavior is simular to a D-latch without enable, but only on positive edge of clock (posedge).




Figure 7: Example of D flip-flop behavior.




Figure 8: The JK flip flop, triggered on posedge. There are still the SET and RESET states, but the other two states differ from the SR latch.




Figure 9: The TT for the JK flip flop, which is also **synchronous**. An example timing diagram is given for the JK as well.




Figure 10: How does the posedge triggering work? Physically, it is based on *propagation delay*. The D flip-flop is pictured as an example, with spikes. *What counts as a spike?*




Figure 11: How does the posedge triggering work? Physically, it is based on *propagation delay*. The D flip-flop is pictured as an example, with spikes. *What counts as a spike?*




Figure 12: Circuit diagram with symbols for the JK flip flop, with posedge trigger. The JK flip-flop is in toggle mode.






Figure 13: Addig two asynchronous features, preset and clear. These override the synchronous features due to the way they are used.








Figure 15: 4-bit parallel memory storage.




Figure 16: Frequency divider. What is the ratio $f_{\rm out}/f_{\rm in}$?




Figure 17: A 3-bit counter built from 3 JK flip-flops.

Conclusion

Unit 3 Summary

Reading: chapter 7

We now know how to generate and process digital data. We can do algebra, compare numbers, encode, decode, and multiplex. How does memory work? How is information held in digital systems?

- 1. S-R latches
 - · Basic latch, de-bounce
 - Gated latch
 - · D-latch
- 2. Flip-flops
 - · JK flip-flops
 - Synchronous vs. level-sensitive
- 3. Flip-flop applications

Move the subject of timers to later date.