

(a) D = 1 flip-flop SETS on positive clock edge. (If already SET, it remains SET.)

(b) *D* = 0 flip-flop RESETS on positive clock edge. (If already RESET, it remains RESET.)

TABLE 7-2

Truth table for a positive edge-triggered D flip-flop.

	•			
Inputs		Outputs		
D	CLK	Q	$\overline{\mathcal{Q}}$	Comments
0		0	1	RESET
1	\uparrow	1	0	SET

⁼ clock transition LOW to HIGH