

1 Introductory Concepts

1a) On question 3 it says that D_i represents parallel data with a clock frequency of 4 MHz.

$$\text{so, since } f = \frac{1}{T} \Rightarrow 4 \text{ MHz} = \frac{1}{0.25 \mu\text{s}}$$

so the period of the clock signal is $T = 0.25 \mu\text{s}$.

$$D_1 = \frac{T_w}{T} = \frac{0.25}{0.50} = \boxed{50\% \text{ duty cycle}}$$


$$D_2 = \frac{T_w}{T} = \frac{0.50}{1.00} = \boxed{50\% \text{ duty cycle}}$$

$$D_3 = \frac{T_w}{T} = \frac{1}{2} = \boxed{50\% \text{ duty cycle}}$$

$$D_4 = \frac{T_w}{T} = \frac{2}{4} = \boxed{50\% \text{ duty cycle}}$$

b)

D_0 :	0101	0101	0101	0101
D_1 :	0011	0011	0011	0011
D_2 :	0000	1111	0000	1111
D_3 :	0000	0000	1111	1111



3) a) $f = 4 \text{ MHz}$ so, $T = 0.25 \mu\text{s}$

the rate is $\frac{1 \text{ bit}}{0.25 \mu\text{s}} \times \frac{4 \times 10^6}{4 \times 10^6} = \frac{4 \times 10^6 \text{ bits}}{1 \text{ second}}$

b) It would definitely be slower.

I want to say it'd be 4 times slower since there are 4 inputs so:

$\frac{1 \times 10^6 \text{ bits}}{1 \text{ second}}$

2 Number Systems, Operations & Codes

1024

1. a) $1024/2 = 512 \text{ r } 0$
 $512/2 = 256 \text{ r } 0$
 $256/2 = 128 \text{ r } 0$
 $128/2 = 64 \text{ r } 0$
 $64/2 = 32 \text{ r } 0$
 $32/2 = 16 \text{ r } 0$
 $16/2 = 8 \text{ r } 0$
 $8/2 = 4 \text{ r } 0$
 $4/2 = 2 \text{ r } 0$
 $2/2 = 1 \text{ r } 0$
 $1/2 = 0 \text{ r } 1$

Binary:
100000000000

b) $0xBBBB$

$0xB = 1011$ so:

Binary:
1011101110111011

c) -2048

$$\begin{aligned} 2048/2 &= 1024 \text{ r } 0 \\ 1024/2 &= 512 \text{ r } 0 \\ 512/2 &= 256 \text{ r } 0 \\ 256/2 &= 128 \text{ r } 0 \\ 128/2 &= 64 \text{ r } 0 \\ 64/2 &= 32 \text{ r } 0 \\ 32/2 &= 16 \text{ r } 0 \\ 16/2 &= 8 \text{ r } 0 \\ 8/2 &= 4 \text{ r } 0 \\ 4/2 &= 2 \text{ r } 0 \\ 2/2 &= 1 \text{ r } 0 \\ 1/2 &= 0 \text{ r } 1 \end{aligned}$$

Binary:
1100000000000000

↑ negative indicator

Since its negative the first digit will tell us it is negative.

2a) 65535

$$65535/16 = 4095 \text{ r } F$$

$$4095/16 = 255 \text{ r } F$$

$$255/16 = 15 \text{ r } F$$

$$15/16 = 0 \text{ r } F$$

hex:

0xFFFF

b) 1000 1000 1000 1000

$$1000 = 8$$

hex:

0x8888

3) 1024

$$1024/8 = 128 \text{ r } 0$$

$$128/8 = 16 \text{ r } 0$$

$$16/8 = 2 \text{ r } 0$$

$$2/8 = 0 \text{ r } 2$$

octal:

2000

4) a) 2 bit changes occur

b) 1100

c) The shaft can encode 15 distinct angles and the angular precision is:

$$\text{angular precision} = \frac{360^\circ}{15} = \underline{24^\circ}$$

d) 8 bit encoder angular precision $\frac{360^\circ}{255} = \underline{1.41^\circ}$

3 Logic Gates

1.

$$\overline{(A(\overline{AB})) (B(\overline{AB}))}$$

$$(A(\overline{AB})) + (B(\overline{AB})) \text{ de Morgans}$$

$$(A(\overline{A+B})) + (B(\overline{A+B})) \text{ de Morgans}$$

$$A\overline{A} + A\overline{B} + B\overline{A} + B\overline{B} \text{ Distribute}$$

$$A\overline{B} + \overline{A}B$$

$$A\overline{A} = 0$$

XOR

$$\overline{(A\overline{B} + \overline{A}B)} (A\overline{B} + \overline{A}B)$$

$$A\overline{B} + \overline{A}B + \overline{A\overline{B} + \overline{A}B} \text{ De Morgan's}$$

$$(\overline{A\overline{B}}) (\overline{\overline{A}B}) + A\overline{B} (\overline{A}B)$$

$$(\overline{A+B}) (\overline{A+B}) + (\overline{A+B})(A+B)$$

$$\overline{A}A + \overline{A}B + B\overline{B} + AB + \overline{A}A + \overline{A}\overline{B} + B\overline{B} + AB$$

$$\overline{A}B + \overline{A}\overline{B} + AB + AB$$


$$\overline{A}B + AB$$

XNOR Gate


Truth Table:

B	A	X
0	0	1
0	1	0
1	0	0
1	1	1

3c) Pipe Design:



Circuit Logic



The valve will open on a High Signal. When the sensor reads LOW we will invert that to send a HIGH to the valve and when the sensor reads HIGH we will invert that to send a LOW to the valve and shut it off.

4 Boolean Algebra & Logic Simp.

1a)
$$X = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + ABCD + A\bar{B}C\bar{D}$$

b)

CD \ AB	00	01	11	10
00	1	1		
01				
11			1	1
10				

$$\bar{A}\bar{B}C + ABC$$

c) Stock D seems to be irrelevant to the state of the portfolio.

2a)


A \ BC	00	01	11	10
0	0	1	0	0
1	0	1	0	0

$$X = \bar{B}C$$

$$X = (A + \bar{A})\bar{B}C$$

$$X = A\bar{B}C + \bar{A}\bar{B}C$$


b)



5 Combinatorial Logic Analysis

1.

A	B	C	X
0	0	0	0
1	0	0	1
1	1	1	0
0	0	1	0
...	0



Bonus 2)

$$A, B, C, D, E = 100\text{ns}$$

Each gate has 10ns propagation delay so,

$$AB = -10$$

$$BC = -10$$

$$CD = -10$$

$$DE = -10$$

$$\text{All Delay} = -40$$

$$\begin{array}{r}
 100\text{ns} \\
 - 40\text{ns} \\
 \hline
 60\text{ns}
 \end{array}$$

The pulse width of a 10 second propagation delay through each gate will still give you the desired 75ns minimum pulse width output.