Homework 4, COSC330/PHYS306
Chapters 5 and 6

Prof. Jordan C. Hanson

1 Chapter 5

1. **[Section 5-1, Exercise 6]**
   Develop the truth table for each circuit in Figure 5–56.




FIGURE 5–56

2. **[Section 5-2, Exercise 13]**
   Implement a logic circuit for the truth table in Table 5–8.

Inputs			Output
A	B	C	X
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

TABLE 5–8

3. **[Section 5-3, Exercise 20]**
   Implement the logic circuits in Figure 5–54 using only NAND gates.




FIGURE 5–54

2 Chapter 6

4. **[Section 6-2, Exercise 4]**
   For the parallel adder in Figure 6–69, determine the complete sum by analysis of the logical operation of the circuit. Verify your result by longhand addition of the two input numbers.




FIGURE 6–69

5. **[Section 6-2, Exercise 8]**
The input waveforms in Figure 6–72 are applied to a 2-bit adder. Determine the waveforms for the sum and the output carry in relation to the inputs by constructing a timing diagram.




FIGURE 6–72

6. **[Section 6-4, Exercise 14]**
For the 4-bit comparator in Figure 6–74, plot each output waveform for the inputs shown. The outputs are active-HIGH.




FIGURE 6–74

7. **[Section 6-5, Exercise 16]**
When a HIGH is on the output of each of the decoding gates in Figure 6–75, what is the binary code appearing on the inputs? The MSB is A_3.




FIGURE 6–75

8. **[Section 6-8, Exercise 28]**
For the multiplexer in Figure 6–79, determine the output for the following input states:

$$D_0 = 0, \quad D_1 = 1, \quad D_2 = 1, \quad D_3 = 0,$$

$$S_0 = 1, \quad S_1 = 0.$$




FIGURE 6–79