



THERE IS NO WARRANTY FOR THE DESIGN MATERIALS, TO THE EXTENT PERMITTED BY APPLICABLE LAW. EXCEPT WHEN OTHERWISE STATED IN WRITING THE COPYRIGHT HOLDERS AND/OR OTHER PARTIES PROVIDE THE DESIGN MATERIALS “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. THE ENTIRE RISK AS TO THE QUALITY AND PERFORMANCE OF THE DESIGN MATERIALS IS WITH YOU. SHOULD THE DESIGN MATERIALS PROVE DEFECTIVE, YOU ASSUME THE COST OF ALL NECESSARY SERVICING, REPAIR OR CORRECTION

[www.zedboard.org](http://www.zedboard.org)





FMC and AMS Connector - SHEET 1  
 PMODS, General I/O - SHEET 2  
 Audio Codec - SHEET 3  
 HDMI and VGA - SHEET 4  
 Ethernet, OLED and SD Card - SHEET 5  
 USB and UART - SHEET 6  
 FPGA Configuration - SHEET 7  
 FPGA Banks - SHEET 8  
 DDR and MIO Ports - SHEET 9  
 FPGA Power - SHEET 10  
 USB Programming - SHEET 11  
 DDR3 Memory - SHEET 12  
 DDR3 Termination - SHEET 13  
 Power Regulation - SHEET 14-16



ASP-134603-01



ASP-134603-01



Foot  
 F1  
 Foot  
 F2  
 Foot  
 F3  
 Foot  
 F4

ZED Board

Digilent Inc.

ROHS

Chinese ROHS

Avnet





CE

Title  
**ZED**


Circuit  
 FMC and AMS Connector  
 Doc# 500-248  
 Engineer EG  
 Author GMA  
 Date 5/23/2012  
 Sheet# 1 out of 16

Rev  
**C.0**  
 Copyright 2012









### MIO PMOD



### MIO BUTTON



### MIO LED



Title		Rev
<b>ZED</b>		<b>C.0</b>
Circuit		Copyright 2012
PMODs and General I/O		
Doc#		500-248
Engineer		EG
Author		GMA
Date		5/23/2012
Sheet#		2 out of 16



NOTE:



Load

No Load

Capless Headphone



AC-Coupled Headphone




Title  
**ZED**

Rev  
**C.0**  
Copyright 2012

Circuit Audio Codec  
Doc# 500-248  
Engineer EG  
Author GMA  
Date 5/23/2012  
Sheet# 3 out of 16





Title  
**ZED**

Circuit  
HDMI and VGA  
Doc#  
500-248  
Engineer  
EG  
Author  
GMA  
Date  
5/23/2012  
Sheet# 4 out of 16


Rev  
**C.0**  
Copyright 2012





A

A




B

B


C

C



D




D





Title		Rev
<b>ZED</b>		<b>C.0</b>
Circuit		Copyright 2012
USB and UART		
Doc#		500-248
Engineer		EG
Author		GMA
Date		5/23/2012
Sheet#		6 out of 16




Xilinx JTAG Header




### JTAG SCAN CHAIN



Note: Load either package, not both. Default SOIC16



Title <b>ZED</b>		Rev <b>C.0</b> Copyright 2012
Circuit FPGA Configuration	Doc# 500-248	
Engineer EG	Author GMA	
Date 5/23/2012	Sheet# 7 out of 16	



## VCC3V3

## BANK 13

IO_0	R7	FMC-SCL
IO_25	U7	FMC-SDA
IO_L1N_T0	V9	JB9
IO_L1P_T0	V10	JB3
IO_L2N_T0	W8	JB4
IO_L2P_T0	V8	JB10
IO_L3N_T0_DQS	W10	JB8
IO_L3P_T0_DQS	W11	JB2
IO_L4N_T0	W12	JB1
IO_L4P_T0	V12	JB7
IO_L5N_T0	U11	OLED-VBAT
IO_L5P_T0	U12	OLED-VDD
IO_L6N_T0_VREF	U9	OLED-RES
IO_L6P_T0	U10	OLED-DC
IO_L7N_T1	AB12	OLED-SCLK
IO_L7P_T1	AA12	OLED-SDIN
IO_L8N_T1	AB11	JA7
IO_L8P_T1	AA11	JA2
IO_L9N_T1_DQS	AB9	JA9
IO_L9P_T1_DQS	AB10	JA8
IO_L10N_T1	Y10	JA3
IO_L10P_T1	Y11	JA1
IO_L11N_T1_SRCC	YA8	JA10
IO_L11P_T1_SRCC	YA9	JA4
IO_L12N_T1_MRCC	Y8	AC-GPIO0
IO_L12P_T1_MRCC	Y9	GCLK
IO_L13N_T2_MRCC	Y5	AC-ADR1
IO_L13P_T2_MRCC	Y6	AC-GPIO3
IO_L14N_T2_SRCC	AA6	AC-GPIO2
IO_L14P_T2_SRCC	AA7	AC-GPIO1
IO_L15N_T2_DQS	AB1	AC-ADR0
IO_L15P_T2_DQS	AB2	AC-MCLK
IO_L16N_T2	AB4	AC-SCK
IO_L16P_T2	AB5	AC-SDA
IO_L17N_T2	AB6	JC1 N
IO_L17P_T2	AB7	JC1 P
IO_L18N_T2	AA4	JC2 N
IO_L18P_T2	AA4	JC2 P
IO_L19N_T3_VREF	U6	JC3 N
IO_L19P_T3	U6	JC3 P
IO_L20N_T3	U4	JC4 N
IO_L20P_T3	U4	JC4 P
IO_L21N_T3_DQS	V4	JD2 N
IO_L21P_T3_DQS	V5	JD2 P
IO_L22N_T3	U5	JD4 N
IO_L22P_T3	U6	JD4 P
IO_L23N_T3	W7	JD1 N
IO_L23P_T3	W7	JD1 P
IO_L24N_T3	W5	JD3 N
IO_L24P_T3	W6	JD3 P

IC16B XC7Z020CLG484

## VCC3V3

## BANK 33

IO_0	U19	LD6
IO_25	U14	LD7
IO_L1N_T0	U21	LD3
IO_L1P_T0	U21	LD1
IO_L2N_T0	U22	LD2
IO_L2P_T0	U22	LD0
IO_L3N_T0_DQS	W22	LD5
IO_L3P_T0_DQS	W22	LD4
IO_L4N_T0	W21	
IO_L4P_T0	W20	VGA-R1
IO_L5N_T0	U20	VGA-R2
IO_L5P_T0	V19	VGA-R3
IO_L6N_T0_VREF	V18	VGA-R4
IO_L6P_T0	AB22	VGA-G1
IO_L7N_T1	AA22	VGA-G2
IO_L7P_T1	AB21	VGA-G3
IO_L8N_T1	AA21	VGA-G4
IO_L8P_T1	Y21	VGA-B1
IO_L9N_T1_DQS	Y20	VGA-B2
IO_L9P_T1_DQS	AB20	VGA-B3
IO_L10N_T1	AB19	VGA-B4
IO_L10P_T1	YA19	VGA-HS
IO_L11N_T1_SRCC	Y19	VGA-VS
IO_L11P_T1_SRCC	YA18	HD-SCL
IO_L12N_T1_MRCC	Y18	HD-SPDIF0
IO_L12P_T1_MRCC	W18	HD-CLK
IO_L13N_T2_MRCC	W17	HD-VSYNC
IO_L13P_T2_MRCC	Y16	HD-SDA
IO_L14N_T2_SRCC	W16	HD-INT
IO_L14P_T2_SRCC	U16	HD-DE
IO_L15N_T2_DQS	U15	HD-SPDIF
IO_L15P_T2_DQS	V17	HD-HSYNC
IO_L16N_T2	U17	HD-D13
IO_L16P_T2	AB17	HD-D7
IO_L17N_T2	AA17	HD-D8
IO_L17P_T2	AB16	HD-D5
IO_L18N_T2	AA16	HD-D6
IO_L18P_T2	V15	HD-D12
IO_L19N_T3_VREF	V14	HD-D14
IO_L19P_T3	W13	HD-D10
IO_L20N_T3	V13	HD-D15
IO_L20P_T3	Y15	HD-D9
IO_L21N_T3_DQS	W15	HD-D11
IO_L21P_T3_DQS	AA14	HD-D2
IO_L22N_T3	Y14	HD-D3
IO_L22P_T3	AA13	HD-D1
IO_L23N_T3	Y13	HD-D0
IO_L23P_T3	AB15	HD-D4
IO_L24N_T3	AB14	FMC-PRSNT
IO_L24P_T3		

IC16C XC7Z020CLG484

## VADJ

## BANK 34

IO_0	H15	XADC-GIO0
IO_25	R15	XADC-GIO1
IO_L1N_T0	K15	XADC-GIO2
IO_L1P_T0	L15	XADC-GIO3
IO_L2N_T0	H17	FMC-LA15 N
IO_L2P_T0	K16	FMC-LA15 P
IO_L3N_T0_DQS	K16	OTG-VBUSOC
IO_L3P_T0_DQS	K16	PUDC B
IO_L4N_T0	M17	FMC-LA13 N
IO_L4P_T0	L17	FMC-LA13 P
IO_L5N_T0	N18	FMC-LA11 N
IO_L5P_T0	N17	FMC-LA11 P
IO_L6N_T0_VREF	M16	FMC-VREF
IO_L6P_T0	M15	SW7
IO_L7N_T1	K18	FMC-LA05 N
IO_L7P_T1	L18	FMC-LA05 P
IO_L8N_T1	K22	FMC-LA08 N
IO_L8P_T1	K21	FMC-LA08 P
IO_L9N_T1_DQS	K21	FMC-LA16 N
IO_L9P_T1_DQS	K20	FMC-LA16 P
IO_L10N_T1	K22	FMC-LA06 N
IO_L10P_T1	K21	FMC-LA06 P
IO_L11N_T1_SRCC	K20	FMC-LA14 N
IO_L11P_T1_SRCC	K19	FMC-LA14 P
IO_L12N_T1_MRCC	L19	FMC-CLK0 N
IO_L12P_T1_MRCC	L18	FMC-CLK0 P
IO_L13N_T2_MRCC	M20	FMC-LA00 CC N
IO_L13P_T2_MRCC	M19	FMC-LA00 CC P
IO_L14N_T2_SRCC	N20	FMC-LA01 CC N
IO_L14P_T2_SRCC	N19	FMC-LA01 CC P
IO_L15N_T2_DQS	M22	FMC-LA04 N
IO_L15P_T2_DQS	M21	FMC-LA04 P
IO_L16N_T2	K22	FMC-LA03 N
IO_L16P_T2	K21	FMC-LA03 P
IO_L17N_T2	K20	FMC-LA09 N
IO_L17P_T2	K21	FMC-LA09 P
IO_L18N_T2	K20	FMC-LA12 N
IO_L18P_T2	K20	FMC-LA12 P
IO_L19N_T3_VREF	M15	FMC-VREF
IO_L19P_T3	N15	BTNL
IO_L20N_T3	K18	FMC-LA02 N
IO_L20P_T3	P17	FMC-LA02 P
IO_L21N_T3_DQS	L17	FMC-LA07 N
IO_L21P_T3_DQS	T16	FMC-LA07 P
IO_L22N_T3	L19	FMC-LA10 N
IO_L22P_T3	R19	FMC-LA10 P
IO_L23N_T3	L18	BTNU
IO_L23P_T3	R18	BTNR
IO_L24N_T3	R16	BTND
IO_L24P_T3	P16	BTNC




IC16D XC7Z020CLG484

## VADJ

## BANK 35

IO_0	H17	SW6
IO_25	H18	SW5
IO_L1N_T0_AD0N	E16	XADC-AD0N-R
IO_L1P_T0_AD0P	F16	XADC-AD0P-R
IO_L2N_T0_AD8N	D17	XADC-AD8N-R
IO_L2P_T0_AD8P	D16	XADC-AD8P-R
IO_L3N_T0_DQS_AD1N	D15	FMC-LA23 N
IO_L3P_T0_DQS_AD1P	E15	FMC-LA23 P
IO_L4N_T0	G16	FMC-LA19 N
IO_L4P_T0	G15	FMC-LA19 P
IO_L5N_T0_AD9N	E18	FMC-LA26 N
IO_L5P_T0_AD9P	F18	FMC-LA26 P
IO_L6N_T0_VREF	F17	FMC-VREF
IO_L6P_T0	G17	OTG-RESET
IO_L7N_T1_AD2N	B15	FMC-LA30 N
IO_L7P_T1_AD2P	C15	FMC-LA30 P
IO_L8N_T1_AD10N	B17	FMC-LA31 N
IO_L8P_T1_AD10P	B16	FMC-LA31 P
IO_L9N_T1_DQS_AD3N	A17	FMC-LA28 N
IO_L9P_T1_DQS_AD3P	A16	FMC-LA28 P
IO_L10N_T1_AD11N	A19	FMC-LA24 N
IO_L10P_T1_AD11P	A18	FMC-LA24 P
IO_L11N_T1_SRCC	C18	FMC-LA29 N
IO_L11P_T1_SRCC	C17	FMC-LA29 P
IO_L12N_T1_MRCC	C19	FMC-CLK1 N
IO_L12P_T1_MRCC	D18	FMC-CLK1 P
IO_L13N_T2_MRCC	B20	FMC-LA17 CC N
IO_L13P_T2_MRCC	B19	FMC-LA17 CC P
IO_L14N_T2_AD4N_SRCC	C20	FMC-LA18 CC N
IO_L14P_T2_AD4P_SRCC	D20	FMC-LA18 CC P
IO_L15N_T2_DQS_AD12N	A22	FMC-LA32 N
IO_L15P_T2_DQS_AD12P	A21	FMC-LA32 P
IO_L16N_T2	C22	FMC-LA25 N
IO_L16P_T2	D22	FMC-LA25 P
IO_L17N_T2_AD5N	D21	FMC-LA27 N
IO_L17P_T2_AD5P	E21	FMC-LA27 P
IO_L18N_T2_AD13N	B22	FMC-LA33 N
IO_L18P_T2_AD13P	B21	FMC-LA33 P
IO_L19N_T3_VREF	H20	FMC-VREF
IO_L19P_T3	H19	SW4
IO_L20N_T3_AD6N	F19	FMC-LA22 N
IO_L20P_T3_AD6P	G19	FMC-LA22 P
IO_L21N_T3_DQS_AD14N	E20	FMC-LA21 N
IO_L21P_T3_DQS_AD14P	E19	FMC-LA21 P
IO_L22N_T3_AD7N	G21	FMC-LA20 N
IO_L22P_T3_AD7P	G20	FMC-LA20 P
IO_L23N_T3	F22	SW0
IO_L23P_T3	F21	SW3
IO_L24N_T3_AD15N	G22	SW1
IO_L24P_T3_AD15P	H22	SW2

IC16E XC7Z020CLG484







Title		Rev
ZED		C.0
Circuit		Copyright 2012
FPGA Banks		
Doc#		500-248
Engineer		EG
Author		GMA
Date		5/23/2012
Sheet#		8 out of 16












Title  
**ZED**


Circuit  
DDR3 Memory  
Doc#  
500-248  
Engineer  
EG  
Author  
GMA  
Date  
5/23/2012  
Sheet# 12 out of 16




Rev  
**C.0**  
Copyright 2012



## DDR3 TERMINATION






Title <b>ZED</b>		Rev <b>C.0</b> Copyright 2012
Circuit DDR3 Termination		 <b>DIGILENT®</b> BEYOND THEORY
Doc# 500-248		
Engineer	EG	
Author	GMA	
Date	5/23/2012	
Sheet#	13 out of 16	



Title <b>ZED</b>		Rev <b>C.0</b> Copyright 2012
Circuit Power Regulation		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 5/23/2012		
Sheet# 14 out of 16		









Title <b>ZED</b>		Rev <b>C.0</b> Copyright 2012
Circuit Power Regulation		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 5/23/2012		
Sheet# 15 out of 16		







Title <b>ZED</b>		Rev <b>C.0</b> Copyright 2012
Circuit Power Regulation		
Doc# 500-248		
Engineer EG		
Author GMA		
Date 5/23/2012		
Sheet# 16 out of 16		

