

Spatz-Based Cluster
Shared L1 Instruction Cache (8 KiB)
Core Complex 0
Snitch 0
Scalar Core
RVV issue
Spatz 0 VPU
VRF
FPUs / VLSU
OMCFG /
OMERGE
Completion
Shared SMU Subsystem
Shared Issue Arbiter /
Response Routing
SMU Command Adapter
OMCFG / OMERGE
Persistent
config context
Execute / done
Scalar SMU Engine
Online merge recurrence
OMCFG /
OMERGE
Completion
Core Complex 1
Snitch 1
Scalar Core
RVV issue
Spatz 1 VPU
VRF
FPUs / VLSU
Scalar L/S
Vector L/S
64-bit TCDM master port
Vector L/S
Scalar L/S
Shared TCDM Interconnect
TCDM / L1 Scratchpad — 128 KiB, 16 Banks
Bank 0
Bank 1
Bank 2
Bank 3
…
Bank 15
Existing platform
Added shared SMU
Control
Memory access