

Introduction to Overlays





- Overlay Concept
- > External devices support
- base Overlay
- > Python programmer's view







FPGA overlays – hardware libraries

> Overlays are generic FPGA designs that target multiple users with new design abstractions and tools

> Overlay characteristics

- Post-bitstream programmable via software APIs
- Typically optimized for given application <u>domains</u>
- Encourages the use of open source tools & fast compilation
- Enables productivity by re-using pre-optimized designs
- Makes benefits of FPGAs accessible to new users



Anatomy of an overlay IP subsystem

> Designed to be immediately reused by anyone


>> or re-purposed elsewhere by "person skilled in the art" (PSITA)

> Comprises

- >> Programmable FPGA IP core
- >> FPGA bitstream
- >> C code to expose programmable functionality
- >> Python-to-C bindings
- >> Python library with API
- >> Protocol
- >> Jupyter notebook examples



FPGA overlays – hardware libraries



Create an FPGA design for a <u>class</u> of related applications

Step 3: (// Intitalization oled_init();

Wrap the C API to create a Python library

```
6c78 3963 7367 3232 3500 6300 0b32
while(1){
                           332f 3039 2f33 3000 6400 0931
  while((MAILBOX_CMD_ADDR & 0
                           3a31 3900 6500 0532 7cff
  cmd=MAILBOX CMD ADDR:
   count = (cmd & 0x0000ff00)
                           0720 0031 a103 8031 413d 0831
   if((count==0) || (count>253
                           c204 0010 9330 e100 cf30 c100
                           0020 0020 0020 0020 0020 0020
                           813c c831 8108 8134 2100 0032 0100
                          e1ff ff33 2100 0533 4100 0433 0101
   for(i=0: i<count: i++) {
                          6100 0032 8100 0032 a100 0032 c100
        switch ((cmd & 0x06) >> 1) { // use bit[2:1]
           case 0 : MAILBOX_DATA(i) = *(u8 *) MAILBOX_ADDR; break;
           case 1 : MAILBOX_DATA(i) = *(u16 *) MAILBOX_ADDR; break
           case 3 : MAILBOX_DATA(i) = *(u32 *) MAILBOX_ADDR; break
```

Step 2:

Export the bitstream and a C API for programming the design

```
6c78 3963 7367 3232 3500 6300 0b32
                                                                              ffff
from time import sleep
from pynq import Overlay
                                                                              6630
from pynq.iop import PMOD_ADC, PMOD_DAC
                                                                             6109
                                                                            8120
ol = Overlay("base.bit")
                                                                             0020
ol.download()
# Writing values from 0.0V to 2.0V with step 0.1V.
                                                                            9 0020
dac id = int(input("Type in the PMOD ID of the DAC (1 \sim 2): "))
                                                                            2 0100
adc_id = int(input("Type in the PMOD ID of the ADC (1 \sim 2): "))
                                                                            0101
dac = PMOD DAC(dac id)
                                                                            2 c100
adc = PMOD ADC(adc id)
for j in range(20):
    value = 0.1 * 7
   dac.write(value)
   sleep(0.5)
    readings=adc.read(1,0,0)
    print("Voltage read by DAC is: {:.4f} Volts".format(adc.read(1,0,0)[0]);
```

Step 4:

Import the bitstream and the library in your Python scripts and program




External interfacing with the Base Overlay







Low-cost PYNQ boards: Pmod, Rpi, Arduino Interfaces



Typically every new Pmod, Raspberry Pi, or Arduino module requires a new design/seperate bitstream



Pmod: many physical & electrical instances ADC Signal Description 1 & 5 SCL Serial Clock **Pmod** 2 & 6 SDA Serial Data **Power Supply Ground** 3 & 7 GND 4 & 8 VCC Power Supply (3.3V/5V) Connector J1 Description Signal Pin SPI Chip Select (Slave Select) CS **SDIN** SPI Data In (MOSI) **OLED Unused Pin** None SPI Clock **SCLK** D/C Data/Command Control RES **Power Reset VBATC** V_{BAT} Battery Voltage Control 8 signals 10 **VDDC** V_{DD} Logic Voltage Control 5, 11 **GND Power Supply Ground** 6, 12 VCC **Power Supply** Signal Description Pin DAC ~CS Chip Select Master-Out-Slave-In MOSI 00000

What if we could handle all Pmod instances with a single bitstream?

Not Connected

Serial Clock
Power Supply Ground

Power Supply (3.3V/5V)

3


(NC)

SCLK


GND




base Overlay MicroBlaze IO Processor (IOP)



Configure IO Processor for PmodA




Pmod IOP







Arduino IO Processor



Arduino IOP



Soft Processor Subsystem (SPS)



The A9 controls the MicroBlaze processors

The A9 delivers the binary code to be executed via dual-ported Instruction BRAMs


The A9 exchange data and control (commands/status) with the MicroBlazes via dual-ported Data BRAMs

Multiple SPS units can be used to control subsystems in the PL fabric: e.g. IO interfaces, internal interfaces, data-path units and instrumentation

SPS can also be used for distributed processing



IO Switch (IOS)



The IO Switch can be re-used to control any external interface




The rest of the base Overlay








Complete base Overlay (base.bit)



base Overlay – Vivado Interface View

- > PL design of the base Overlay
- Standard FPGA design flow used
- > Vivado IPI
- > Interface to Python
- > Memory Map
- > Open source
- > Components are re-useable






Video

- > HDMI_in, HDMI_out
 - >> Stream from HDMI_in to DRAM; stream from DRAM to HDMI_out
 - >> 3 separate DRAM framebuffers available

> Image processing on ARM A9s


E.g. OpenCV






Video In path

- > HDMI_in (TMDS) -> frontend -> color_convert -> axis_register_slice -> pixel_clock -> axis_vdma -> HP0 (PS7)
 - >> The frontend module wraps all of the clock and timing logic



Color conversion and pixel packing


- > color_convert
 - >> Transform the input signal into different color spaces
- > pixel_pack
 - >> Convert between 8/24/32-bit
- > Default: BGR (24-bit)
 - >> RGB (24-bit)
 - >> RGBA (32-bit)
 - >> BGR (24-bit)
 - >> YCbCr (24-bit)
 - >> Grayscale (8-bit)
- > HLS source available





Video Out path

- > HP0 (PS7) -> axi_vdma -> pixel_unpack -> axis_register_slice -> color_convert -> frontend -> HDMI_out (TMDS)
 - >> All sub-modules perform reverse operations of the HDMI IN block



Video example

```
Python imports,
In [1]: from pynq.overlays.base import BaseOverlay
                                                            HDMI instances
        from pynq.lib.video import *
        base = BaseOverlay("base.bit")
        hdmi in = base.video.hdmi in
        hdmi_out = base.video.hdmi_out
                                                                  In [4]: import time
                        Configure() – HDMI in/out
                                                                          numframes = 600
                           resolution/colorspace
                                                                                                                readframe()
                                                                          start = time.time()
                                                                          for _ in range(numframes):
In [2]: hdmi in.configure()
                                                                                                                writeframe()
                                                                             f = hdmi in.readframe()
       hdmi_out.configure(hdmi_in.mode)
                                                                             hdmi out.writeframe(f)
       hdmi in.start()
                                                                          end = time.time()
       hdmi_out.start()
                                                                          print("Frames per second: " + str(numframes / (end - start)))
                                                                          Frames per second: 60.08865801337141
                                                          Connect HDMI in
In [3]: hdmi_in.tie(hdmi_out)
                                                                  to out
```

https://github.com/Xilinx/PYNQ/blob/master/boards/Pynq-Z1/base/notebooks/video/hdmi_introduction.ipynb



Base Overlay Resource Utilization

> Z-7020, LUTs resource utilization ~50%

>> IOP (Pmod) ~ 6 - 10%

IOP (Arduino) ~ 12%

>> Video ~ 15%

Audio ~ 2%

A 1 Name	Slice LUTs (53200)	Slice Registers (106400)	F7 Muxes (26600)	F8 Muxes (13300)	Slice (13300)	LUT as Logic (53200)	LUT as Memory (17400)	LUT Flip Flop Pairs (53200)	Block RAM Tile (140)	DSPs (220)
⊒· № top	26821	33503	797	121	10603	24628	2193	12697	58	18
☐ ☐ system_i (system)	26821	33503	797	121	10603	24628	2193	12697	58	18
☐ audio (audio_imp_P)	1238	639	64	32	440	534	704	255	0	0
audio_path_sel (syst	0	0	0	0	0	0	0	0	0	0
	177	134	0	0	78	177	0	90	0	0
	75	99	0	0	30	75	0	60	0	0
concat_interrupts (s	0	0	0	0	0	0	0	0	0	0
iop1 (iop1_imp_2R	3252	2996	123	2	1084	3095	157	1344	16	0
iop2 (iop2_imp_GME	3255	2996	123	2	1157	3098	157	1336	16	0
	6389	6247	134	4	2346	6195	194	3103	16	0
i video (video_imp_1E	8322	15086	292	20	4157	7757	565	4468	10	18

The cost of handling the interfaces is modest




The Python programmer's view








Load base overlay on PL






Configure IO processor



oled.write("1 2 3 4 5 6")



Jupyter Notebook



5 lines of user code

... thanks to Python, FPGA overlays, abstraction & re-use



Summary

- Overlay Concept
- base Overlay
- **▶** IOPs
- Using Overlays
- Labs
 - >>Grove temperature sensor
 - >>Pmod OLED
 - >>Grove LEDBar (optional)
 - >>Grove light sensor (optional)



Questions?



Adaptable. Intelligent.





