

Overlay Design Methodology labs





Labs

- > PS GPIO
- > AXI GPIO
- > MMIO (GPIO)
- Memory allocation example
- Using memory from PL master
- > DMA
- Image resizer (putting it all together)






PS GPIO

- > 64 PS GPIO available
 - >> Useful for debug/prototyping

>



ZYNQ7 Processing System

- > **GPIO** 0:3 = push-buttons
- > GPIO 4:5 = dip-switches

leds[3:0]

DDR


FIXED_IO

> **GPIO** 6:9 = **LEDs**



AXI GPIO


- > Similar to previous example
 - >> Switches, buttons, LEDs
- > 3x AXI GPIO controller
- > Uses PYNQ AxiGPIO driver
 - >> Address peripheral by slice
 - >> LED[0:3]






PYNQ MMIO

- > Uses previous design
- > AXI GPIO controller
- > Read and write Register 0x0 directly
- > Write tri-state register (0x4) to configure as inputs or outputs
- > Build your own Python functions to control IP





pynqtutorial Overlay (pynqtutorial.bit)



Shared LEDs, Buttons, Switches



pynqtutorial Overlay – Interface View

- > IP included
 - >> IOP1 and IOP2
 - >> DMA -> FIFO -> DMA
- Shared LEDs and buttons between EMIO and MIO ports of PS
- > Allows testing of DMA interfaces to AXI streams
- > Replace FIFO with custom stream IP






Image resize

- > Resizer IP in PL
- > Uses DMA, and MMIO
- > Resize an image in software
- > Resize image in PL and compare

