

Delays in Digital Designs




NYU

2021


EL6463: Advanced Digital Design

Slides: Hammond Pearce


Real components take TIME to execute - propagation delay



Combinatorial Logic can be examined to find longest path




(a) Circuit



(b) Timing diagram


Test your understanding



Given $T_{\text{xor}} = 0.2\text{ns}$, and assuming an *ideal register* (no delays)

What is the maximum clock frequency this system can safely operate at?

Test your understanding




Given $T_{\text{xor}} = 0.2\text{ns}$, and assuming an *ideal register* (no delays)

What is the maximum clock frequency this system can safely operate at?

The loop has $T_{\text{xor}} = 0.2\text{ns}$

$$1 / 0.2\text{ns} = \underline{\underline{5000 \text{ MHz}}} = \underline{\underline{5 \text{ GHz}}}$$

Test your understanding 2




Given

comparator propagation delay T_{cmp} is $4ns$,
the adder propagation delay T_{add} is $6ns$,
the multiplexer propagation delay T_{mux} is $3ns$,
and the registers are ideal (i.e. no delay at all)...

Specify the critical path and find the maximum clock frequency this circuit can operate properly.

Test your understanding 2



Given


comparator propagation delay T_{cmp} is $4ns$,
the adder propagation delay T_{add} is $6ns$,
the multiplexer propagation delay T_{mux} is $3ns$,
and the registers are ideal (i.e. no delay at all)...

Specify the critical path and find the maximum clock frequency this circuit can operate properly.


Comparator and Adder operate in parallel, Adder is slower.

Delay = $T_{\text{add}} + T_{\text{mux}} = 9ns$,
 $1/9ns = \mathbf{111MHz}$

Registers are made of real components





(a) Circuit



(b) Graphical symbol

- This design is called the Master/Slave Flip-Flop
- How does it work?



Many possible register layouts



(b) Graphical symbol



- Reduced gates =
Reduced cost

Characteristic Timing of a Register



- t_{su} = set up time
- t_h = hold time
- t_{cQ} = time to Q

Example - NC7SZ175P6S D-Type Flip Flop



NC7SZ175P6X

[Datasheet](#)

Digi-Key Part Number

NC7SZ175P6XTR-ND - Tape & Reel (TR)
NC7SZ175P6XCT-ND - Cut Tape (CT)
NC7SZ175P6XDKR-ND - Digi-Reel®

Manufacturer

ON Semiconductor

Manufacturer Product Number

NC7SZ175P6X

Supplier

[ON Semiconductor](#)

Description

IC FF D-TYPE SNGL 1BIT
SC70-6

Manufacturer Standard Lead Time


4 Weeks

Detailed Description

Flip Flop Element D-Type Bit
Positive Edge 6-TSSOP,
SC-88, SOT-363

Symbol	Parameter	V _{CC} (V)	Conditions	T _A = +25°C			T _A = -40 to +85°C		Unit
				Min	Typ	Max	Min	Max	
t _{PLH} , t _{PHL}	Propagation Delay CP to Q (Figures 5, 7)	1.65	C _L = 15 pF, R _L = 1 MΩ	-	9.8	15.0	-	16.5	ns
		1.8		-	6.5	10.0	-	11.0	
		2.5 ±0.2		-	3.8	6.5	-	7.0	
		3.3 ±0.3		-	2.8	4.5	-	5.0	
		5.0 ±0.5		-	2.2	3.5	-	3.8	
		3.3 ±0.3	C _L = 50 pF, R _L = 500 Ω	-	3.4	5.5	-	6.2	
		5.0 ±0.5		-	2.6	4.0	-	4.7	
t _S	Setup Time, CP to D (Figures 5, 8)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	2.5	-	ns
		3.3 ±0.3		-	-	-	2.0	-	
		5.0 ±0.5		-	-	-	1.5	-	
t _H	Hold Time, CP to D (Figures 5, 8)	2.5 ±0.2	C _L = 50 pF, R _L = 500 Ω	-	-	-	1.5	-	ns
		3.3 ±0.3		-	-	-	1.5	-	
		5.0 ±0.5		-	-	-	1.5	-	


Test your understanding



Given $T_{\text{xor}} = 0.2\text{ns}$ and $T_{\text{su}} = 0.8\text{ns}$, $T_{\text{h}} = 0.3\text{ns}$, $0.8\text{ns} \leq T_{\text{cQ}} \leq 1\text{ns}$,

What is the maximum clock frequency this system can safely operate at?

Test your understanding




Given $T_{\text{xor}} = 0.2\text{ns}$ and $T_{\text{su}} = 0.8\text{ns}$, $T_{\text{h}} = 0.3\text{ns}$, $0.8\text{ns} \leq T_{\text{cQ}} \leq 1\text{ns}$,

What is the maximum clock frequency this system can safely operate at?

The loop has $T_{\text{cQ}} + T_{\text{xor}} + T_{\text{su}}$ (T_{h} is dominated) $= 1 + 0.2 + 0.8 = 2\text{ns}$

$1 / 2\text{ns} = \underline{\underline{500 \text{ MHz}}}$

Test your understanding 2



Given

comparator propagation delay T_{cmp} is $4ns$,

the adder propagation delay T_{add} is $6ns$,

the multiplexer propagation delay T_{mux} is $3ns$,

D_1 and D_2 have these timing characteristics:

$$T_{\text{su}} = 0.8ns, T_{\text{h}} = 0.3ns, 1ns \leq T_{\text{cQ}} \leq 1.2ns.$$

Specify the critical path and find the maximum clock frequency this circuit can operate properly.

Comparator and Adder operate in parallel, Adder is slower. T_{cQ} dominates T_{h} .

$$\text{Delay} = T_{\text{add}} + T_{\text{mux}} + T_{\text{su}} + T_{\text{cQ}} = 11ns,$$
$$1/11ns = \mathbf{90.9MHz}$$

Clock Trees

- Wires themselves have propagation delay, meaning the *Clock* can *Skew*
- I.e. the same clock arrives at different times - causes cascaded errors
- Solution: H-Tree Clock Distribution

