# Homework 3

Deliverables-

### 2. Simulation Screenshots

#### 2.1 AND-OR: VHDL Testbench




Image 1: Simulation of And\_Or\_Testbench\_VHDL.vhd

### 2.2 xyz: Verilog Testbench




Image 2: Simulation of xyz\_Testbench\_Verilog.v

#### 2.3 Counter B: VHDL Testbench




Image 3: Simulation of CounterB\_Testbench\_VHDL.vhd

Homework 3 Page | 1

## 2.4 Counter C: Verilog Testbench




Image 4: Simulation of CounterC\_Testbench\_Verilog.v

# 3. Testing VHDL by Verilog Testbench and Vice Versa

Yes, it is possible. All the code to test VHDL code by Verilog Testbench and vice versa is in the testbench files as commented block.

Homework 3 Page | 2