- 1. What is a decoder? What is the relationship between its inputs and outputs? Derive the function(s) that maps inputs and outputs for a 2-to-4 decoder. Write a VHDL code that implements the 2-to-4 decoder using case statement.
 - a. A decoder is a popular combinational logic. It converts an input binary number into one high output.
 - b. If there are n-inputs, there will be 2ⁿ outputs.
 - c. Truth Table

a	b		
$i_1 i_0$	$d_0d_1d_2d_3$		
00	1000		
01	0100		
10	0010		
11	0001		

```
d. Functions: d_0=\overline{\iota_1}\overline{\iota_0} and d_1=\overline{\iota_1}i_0 and d_2=i_1\overline{\iota_0} and d_3=i_1i_0
```

e. VHDL code with case statement


```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY dec2to4 IS
       PORT (a: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
              b: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END dec2to4;
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
       PROCESS(a)
       BEGIN
              CASE a IS
                     WHEN "00" => b <= "1000";
                     WHEN "01" => b <= "0100";
                     WHEN "10" => b <= "0010";
                     WHEN "11" => b <= "0001";
              END CASE;
       END PROCESS;
```

END Behavior;

- 2. Implement the function $F(A,B,C,D)=A\overline{B}+\overline{A}B+A\overline{D}+A\overline{C}$ using a 4-to-16 decoder.
 - a. Truth Table

ABCD	$F(A,B,C,D) = A\overline{B} + \overline{A}B + A\overline{D} + A\overline{C}$
0000	0
0001	0
0010	0
0011	0
0100	1
0101	1
0110	1
0111	1
1000	1
1001	1
1010	1
1011	1
1100	1
1101	1
1110	1
1111	0

b. Block diagram



- 3. What is an encoder? What is the relationship between its inputs and outputs? Derive the function(s) that maps inputs and outputs for a 4-to-2 encoder. Write a VHDL code that implements the 4-to-2 encoder using case statement.
 - a. An encoder is used to reduce the number of bits required to represent given information. Exactly one input is high.
 - b. When there are 2ⁿ inputs, there are n outputs.
 - c. Truth Table

a	b
$W_3 W_2 W_1 W_0$	y ₁ y ₀
0001	00
0010	01

0100	10
1000	11

```
d. Functions: w_3 = \overline{y_1} \, \overline{y_0} \, and \, w_2 = \overline{y_1} y_0 \, and \, w_1 = y_1 \overline{y_0} \, and \, w_0 = y_1 y_0
            e. VHDL code with case statement
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY enc4to2 IS
PORT (a: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
b: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
END enc4to2;
ARCHITECTURE Behavior OF enc4to2 IS
BEGIN
        PROCESS(a)
        BEGIN
                CASE a IS
                         WHEN "0001" => b <= "00";
                         WHEN "0010" => b <= "01";
                         WHEN "0100" => b <= "10";
                         WHEN "1000" => b <= "11";
                 END CASE;
```

END Behavior;

END PROCESS;

- 4. What is a multiplexer? What is the relationship between its inputs and outputs? Derive the function(s) that maps inputs and outputs for a 4-to-1 multiplexer. Write a VHDL code that implements the 4-to-1 multiplexer using case statement.
 - a. A multiplexer is another popular combinational building block. It routes one of its N data inputs to its one output, based on the binary value of select inputs.
 - b. With N inputs, there are $\log_2 N$ select lines. There is always one output.
 - c. Truth Table

ABCD	F	

0	F=D
1	F=D
0	F=D
1	F=D
1	$F = \overline{D}$
0	$F=\overline{D}$
0	F=0
0	F=D
1	F=D
1	F=1
	1 0 1 1 0 0 0 0 0 0 1 1 1 1

- d. Functions: F=D and $F=\overline{D}$ and F=0 and F=1
- e. VHDL code with Case statement

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY mux4to1 IS
PORT (a, b, c, d : IN STD_LOGIC;
       selection: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
       f:OUT STD_LOGIC);
END mux4to1;
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
       PROCESS(a, b, c, d, selection)
       BEGIN
              CASE selection IS
                      WHEN "00" => f <= a;
                      WHEN "01" => f <= b;
                      WHEN "10" => f <= c;
                      WHEN OTHERS => f <= d;
```

END CASE;

END PROCESS;

END Behavior;


5. Implement the function $F(A, B, C, D) = \Pi M(1,2,3,4,6,8,12,14)$ using an 8-to-1 multiplexer.

a. Truth Table

ABCD	$F(A, B, C, D) = \Pi M(1,2,3,4,6,8,12,14)$	
0000	1	$F = \overline{D}$
0001	0	
0010	0	F=0
0011	0	
0100	0	F=D
0101	1	
0110	0	F=D
0111	1	
1000	0	F=D
1001	1	
1010	1	F=1
1011	1	
1100	0	F=D
1101	1	
1110	0	F=D
1111	1	

- b. Use ABC as select lines. Function output varies between 1, 0, D, and \overline{D} .
- c. Block diagram

8 to 1 MUX



- 6. What is a demultiplexer? What is the relationship between its inputs and outputs? Derive the function(s) that maps inputs and outputs for a 1-to-4 demultiplexer.
 - a. A demultiplexer routes a single input (if the enable is used as the input) to one of many outputs. Functions the same as a decoder.
 - b. With N outputs, there are $\log_2 N$ select lines. There is always one input.
 - c. Truth Table

Data input	Select Inputs		Outputs			
D	S ₁	S ₀	Y ₃	Y ₂	Y ₁	Y_0
D	0	0	0	0	0	D
D	0	1	0	0	D	0
D	1	0	0	D	0	0
D	1	1	D	0	0	0

d. Functions:
$$Y_0 = D \ \overline{S1} \ \overline{S0}$$
 and $Y_1 = D \ \overline{S1} \ S0$ and $Y_2 = D \ S1 \ \overline{S0}$ and $Y_3 = D \ S1 \ S0$
$$F = D \ \overline{S1} \ \overline{S0} \ + D \ \overline{S1} \ S0 \ + D \ S1 \ \overline{S0} \ + D \ S1 \ S0$$

- 7. Derive the truth table for half-subtractor and full-subtractor. Derive the input-output function from the truth table.
 - a. Truth Table half-subtractor

Inputs	Outputs		
A B	D _i (Difference) B ₀ (Borrow)		
0 0	0 0		
0 1	11		
10	10		
11	0 0		


- b. Half-subtractor input-output functions: $D_i = \bar{A}B + A\bar{B}$ and $B_0 = \bar{A}B$
- c. Truth Table full-subtractor

Α	В	С	BORROW	DIFFERENCE
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- d. Full-subtractor input-output functions: $D_i = A xor B xor C$ and $B_0 = C \overline{(A xor B)} + \overline{A}B$
- 8. What is a multifunction register? Using block diagrams, implement a 3-bit multifunction register using D flip-flops and multiplexers that does parallel load, inverted parallel load, shift right, and shift left operations.
 - a. A multifunction register takes in parallel and serial input and outputs the operation done. Inputs must be specified to select which function will be used.
 - b. There will be 8 flip flops, but 3 unused.
 - c. Truth Table

S2	S1	S0	Operation
0	0	0	Hold
0	0	1	Shift right
0	1	0	Shift left
0	1	1	Parallel load
1	0	0	Inverted parallel load
1	0	1	
1	1	0	
1	1	1	

d. Block diagram



- 9. Write a behavioral VHDL code that implements a 4-bit multifunction register that does parallel load, shift right, shift left, and rotate right operations. Write a VHDL test bench to test the operations with at least one test vector per operation.
 - a. VHDL code

```
LIBRARY ieee;
```

USE ieee.std_logic_1164.all;

ENTITY multfr IS

```
PORT(Clock, shr_in, shl_in: IN STD_LOGIC;
```

s: IN STD_LOGIC_VECTOR(1 DOWNTO 0);

I: IN STD_LOGIC_VECTOR(3 DOWNTO 0);

Q: OUT STD_LOGIC_VECTOR(3 DOWNTO 0));

END multfr;

ARCHITECTURE behav OF multfr IS

SIGNAL tmp: std_logic_vector(3 downto 0); -- 4-bit flip-flop

BEGIN

PROCESS(Clock)

BEGIN

IF (clock' event and clock = '1') THEN

CASE s IS

when "00" => -- do nothing;

when "01" => tmp <= I;

Scarlett Jones CSCE 3730 Homework #3 Due 10/11/2016 11:55 PM

```
when "10" =>
                             tmp(0) \le tmp(1);
                              tmp(1) \le tmp(2);
                             tmp(2) \le tmp(3);
                             tmp(3) <= shr_in;
                      when "11" =>
                             tmp(0) \le shl_in;
                             tmp(1) \le tmp(0);
                             tmp(2) \le tmp(1);
                             tmp(3) \le tmp(2);
               END CASE;
       END IF;
END PROCESS;
Q <= tmp;
END behav;
           b. VHDL test bench
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY UNISIM;
USE UNISIM. Vcomponents. ALL;
ENTITY problem9_tb IS
END problem9_tb;
ARCHITECTURE behavioral OF problem9_tb IS
       COMPONENT f2
       PORT( a, b, c : IN STD_LOGIC;
               f2 : OUT STD_LOGIC);
       END COMPONENT;
```

```
BEGIN
        UUT: f2 PORT MAP(
                                 a=>a,
                                 b => b,
                                 c => c,
                                 f2 => f2);
-- *** Test Bench - User Defined Section ***
tb: PROCESS
BEGIN
        a<='0'; b='0'; c='0';
        wait for 10 ms;
        a<='0'; b='0'; c='1';
        wait for 10 ms;
        a<='0'; b='1'; c='0';
        wait for 10 ms;
        a<='0'; b='1'; c='1';
        wait for 10 ms;
        a<='1'; b='0'; c='0';
        wait for 10 ms;
        a<='1'; b='0'; c='1';
        wait for 10 ms;
        a<='1'; b='1'; c='0';
        wait for 10 ms;
        a<='1'; b='1'; c='1';
        wait for 10 ms;
        WAIT; -- will wait forever
```

END PROCESS;

SIGNAL a, b, c, f2 : STD_LOGIC;

-- *** End Test Bench - User Defined Section ***

END behavioral;

- 10. What is a barrel shifter? Demonstrate how left shift by 9 positions is done using a 12- bit barrel shifter?
 - a. A barrel shifter is a shifter that can shift by any amount.
 - b. A 12-bit barrel shifter can shift left by 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, or 11 positions
 - c. Chain four shifters: 8, 4, 2, and 1
 - d. Can achieve any shift of 0 to 11 by enabling the correct combination of those four shifters, because the shifts should sum to the desired amount
 - e. WXYZ = 1001 will do a shift left by 9 because it uses the 8 shifter and the 1 shifter.

Chain carries the 12 bits to next shifter: 0000 0011 0100 0111					
W →1	Sh	<< 8	in	←0	
Chain carries the 12 bits to next s	hifter: 010	0 0111 0000	0000 (by 8)		
X → 0	Sh	<< 4	in	←0	
Chain carries the 12 bits to next shifter: 0100 0111 0000 0000					
Y → 0	Sh	<< 2	in	←0	
Chain carries the 12 bits to next shifter: 0100 0111 0000 0000					
Z →1	Sh	<< 1	in	← 0	
Chain carries the 12 bits to next shifter: 1000 1110 0000 0000 (by 1)					
Result: shift by 9: 1000 1110 0000 0000					

- 11. Differentiate (at least two differences) between a serial and an array multiplier.
 - a. Serial Multiplier
 - i. Power used is minimal
 - ii. Area used is minimal
 - iii. Delay is longer
 - b. Array Multiplier
 - i. An efficient layout of a combinational multiplier
 - ii. Uses n-1 adders, eliminates registers
 - iii. May be pipelined to decrease clock period at the expense of latency
 - iv. Consumes a high amount of power
 - v. Takes up a lot of area