

UNIVERSITI KUALA LUMPUR MALAYSIAN SPANISH INSTITUTE

SAB36603 ADVANCE DIGITAL DESIGN AND FPGA LAB 2 BASIC LOGIC DESIGN AND I/O INTERFACE


PREPARED BY:

STUDENT'S NAME	ID NUMBER
MUHAMMAD ADIEL ADAM BIN MOHD NOOR	54222121212
KHAIRUL ANWAR BIN KHAIRUL SALLEH	54215121186

LECTURER'S NAME: ENCIK MOHD REZAL BIN MOHAMED

1. Introduction

This lab introduces the Altera Quartus II design environment for implementing FPGA-based designs using the Altera DE2 board. The schematic entry method is employed to create designs. After creating a design, it undergoes compilation to check for functionality and timing correctness. Verification and timing analysis may require iterations to refine the design. Once the design meets requirements, it can be implemented in the FPGA on the Altera DE2 board.



2. Objective

The objectives of this lab are as follows:


- Learn about the schematic-based design flow for FPGA implementation, which involves employing logic gates and hierarchical modeling.
- Create fundamental logic gates and input/output interface.
- Implement the design on the Altera DE2 board using FPGA board.

3. Schematic / HDL language


- 1) Schematic (BDF) for 4-Bit Adder:
- Open Quartus II.
- Create a new project named "adder4 de2" using the New Project Wizard.




• Select Cyclone II in the Family list and EP2C35F672C6 in the Available devices list.



• Create a new Block Diagram File (BDF) called "adder4_de2.bdf" as the top-level design entity of the project.




• Utilize the MegaWizard Plug-In Manager to create a 4-bit adder variation of the LPM_ADD_SUB megafunction.



• Configure parameters such as operation mode, input bus width, and optional inputs/outputs.

Wizard Prompt	Response
Which device family will you be using?	Cyclone II
Which type of output file do you want to create?	Verilog HDL
What name do you want for the output file?	<pre><pre><pre><pre><pre>folder>\adder4.v</pre></pre></pre></pre></pre>
How wide should the 'dataa' and 'datab' input buses be?	4
Which operation mode do you want for the adder/subtractor?	Addition only
Is the 'dataa' and 'datab' input bus value a constant?	No, both values vary
Which type of addition/subtraction do you want?	Signed
Do you want any optional inputs or outputs? Input: Output:	Create a carry input Create a carry output


• Place the generated symbol in the Block Editor window.




• Then, establish connections between input and output ports of the adder.

2) Verilog HDL Design File for 7-Segment Decoder:


- Open the schematic window and select the Block Tool.
- Place the block anywhere on the workspace and double-click on it to rename it to "seven_seg".



• Right-click the block and select Block Properties. Under the I/Os tab, define the input/output ports.



- Right-click the block again and select Create Design File from Selected Block.
- In the dialog box, select Verilog HDL as the file type.



• Make sure to add the new design file to the current project and name the file "seven seg.v".



- Click OK to generate the file.
- The Quartus II software will automatically open a text editor window containing the new file.

```
File fast Vew Project Processing Tools Window Help ©

| Washing: Do NoT edit the input and output ports in this file in a text / editor if you plan to continue editing the block that represents it in 3 // the Block Editor! File corruption is VERY likely to occur.

| Your use of Alters Corporation of Vyour use of Alters Corporation of the Vyour use of Alters Corporation and its ARPF partner logic of functions, and any output files from any of the foregoing of the terms and counting or simulation files), and any in the terms and conditions of the Alters Program License in Agreement, Alters MegaCore Function License in Agreement, or other applicable license agreement, including, if the viction in the Alters are sometimes of the Alters Program License in Agreement, or other applicable license agreement, including, if the viction illustration, that your use is for the sole purpose of programming logic devices manufactured by Alters and sold by if Alters or its authorized distributors. Please refer to the implicable agreement for further details.

| Generated by Quartus II 32-bit Version 11.1 (Build Build 173 11/01/2011) | Created on Thu Oct 27 12:39:21 2022 | Module Declaration module seven_seg | (((ALTERA_ARGS_BEGIN)) DO NOT REMOVE THIS LINE: seg_in, seg_out; ((ALTERA_ARGS_END)) DO NOT REMOVE THIS LINE: seg_in, seg_out; ((ALTERA_ARGS_END)) DO NOT REMOVE THIS LINE: seg_in, seg_out; ((ALTERA_ARGS_END)) DO NOT REMOVE THIS LINE: seg_in, seg_out; ((ALTERA_IO_END)) DO NOT REMOVE THIS LINE: seg_in seg_out; ((ALTERA_IO_END)) DO NOT REMOVE THIS LINE: seg_in
```

• Add the necessary Verilog code to implement the design just before the endmodule statement.

```
Text Editor - C:/Users/RFM_LAB8/Documents/TISHA/lab2 new/adder4_de2 - adder4_de2 - [seven_seg.v]*
 File Edit View Project Processing Tools Window Help 🛡
 // Module Declaration
              module seven_seg
    // {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
             input [3:0] seg_in;
output [6:0] seg_out;
              // {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!
 15
  16
17
         reg [6:0] seg_out;
always @*
E case (seg_in)
            case (seg_in)

0: seg_out = 7'b1000000;

1: seg_out = 7'b1111001;

2: seg_out = 7'b0100000;

3: seg_out = 7'b010000;

4: seg_out = 7'b010001;

5: seg_out = 7'b0010010;

6: seg_out = 7'b0000010;

7: seg_out = 7'b1111000;

8: seg_out = 7'b1000000;

10: seg_out = 7'b0001000;

11: seg_out = 7'b0000001;

12: seg_out = 7'b0000110;

13: seg_out = 7'b0000110;

14: seg_out = 7'b0000110;


15: seg_out = 7'b000110;

default: seg_out = 7'b1111111;
endcase
    18
   19
20
   22
   23
   25
   26
   27
28
   30
31
    33
    35
    36
               endmodule
```


• Save and close the file.

3) Connecting the Adder to the 7-Segment Decoder:


• Use the Orthogonal Bus Tool to connect the sum output of the adder to the input of the 7-segment decoder.




• Right-click on the bus wire and select Properties. Name the bus as S[3..0].



- Double-click on the mapper symbol and map seg_in[3..0] on the block to the S[3..0] bus.
- Complete the connection as illustrated in the provided figure.




• Perform simulation to verify the design's functionality.



4. Simulation Results


1) Pin Assignment

• Start Analysis & Synthesis to check for errors, synthesize logic, and generate a project database.




• Access Pin Planner via Assignments > Pin Planner.

• View all pins in the Pin Planner.




- Double-click the Location column to select desired pin locations.
- Assign two 4-bit inputs and a 1-bit carry-in to toggle switches on the DE2 board.




• Consult Appendix A for pin locations and assignments.

Input Pin Name	Toggle Switch Used	FPGA Pin Number
A[3]	SW[4]	PIN_AF14
A[2]	SW[3]	PIN_AE14
A[1]	SW[2]	PIN_P25
A[0]	SW[1]	PIN_N26
B[3]	SW[8]	PIN_B13
B[2]	SW[7]	PIN_C13
B[1]	SW[6]	PIN_AC13
B[0]	SW[5]	PIN_AD13
Cin	SW[0]	PIN_N25


• Assign the output of the 7-segment decoder to one of the 7-segment displays on the DE2 board.




• Assign the carry-out signal to any of the LEDs on the DE2 board.




• Perform I/O Assignment Analysis to ensure the legality of pin assignment.




• Compile the design.




• As a safety measure, configure all unused pins to act as input tri-stated to prevent potential short circuits.






2) Program the Device


• Connect the USB cable from the DE2 board's USB-Blaster Port to the computer.




• Select the Programmer icon from the toolbar to open the Programmer window, showing the sof file.




• Set the Mode in the Programmer window to JTAG.




• If no hardware is detected, click the Hardware Setup button, and select USB-Blaster.




• Mark the Program/Configure checkbox.



- Click the Start button in the Programmer window to begin the configuration process.
- After receiving a confirmation message indicating completion, click OK.



• Verify the design by checking if the 7-segment display shows the correct sum for input values from toggle switches, and if the LED is lit for a carry-out signal.



5. Analysis

• Blinking LED.

Design a binary counter to control the blinking frequency of an LED. Utilize the Megawizard Plug-In Manager to create the counter, ensuring appropriate clock inputs and output connections.

• Running LEDs.

Implement unidirectional and bidirectional running LEDs using shift registers and counters. Design the logic to sequentially light up LEDs from left to right and vice versa.

• Design process.

Create a 4-bit adder using the MegaWizard Plug-In Manager, establish connections between input and output ports. Develop a Verilog HDL design file for a 7-segment decoder, defining input/output ports and implementing functionality. Connect the adder output to the 7-segment decoder using the Orthogonal Bus Tool and verify the connection through simulation.

• Pin assignment.

Use the Pin Planner to specify physical pin locations for inputs, outputs, and other signals. Configure unused pins as input tri-stated for safety.

• Device programming.

Connect USB cable from the DE2 board to the computer, configure the FPGA using the Programmer window. Verify the design by checking if the 7-segment display shows the correct sum and if the LED indicates a carry-out signal.

6. Conclusion

This lab provided valuable insights into Altera FPGA design flow. By navigating the schematic design-entry environment, compiling, debugging, testing, simulating, and executing a simple circuit on the Altera FPGA DE2 board, we gained hands-on experience. The correct functionality of the design was confirmed by observing the output on the 7-segment display and LED. Overall, this lab enhanced our understanding of FPGA implementation and digital logic design.