







Document History

Ver. Rel. No.	Release Date	Prepared. By	Reviewed By	Approved By	Remarks/Revisio n Details
1.0	24-12-20	DIMANTH G S		Dr. Vivek K and Bhargav N	
1.1	28-12-20	DIMANTH G S		Dr. Vivek K and Bhargav N	



Contents

1. ACTIVITY1	
1.1 LINKER SCRIPT	
1.2 MAKE FILE	
1.2.1 Main code	
1.2.2 Make file execution	
1.2.3 Make file code	
1.3 STARTUP	
1.4 OUTPUT FILES	
1.6 DEBUGGING TECHNIQUES	
1.6.1 Step in, step over and step out	
1.6.2 Disassembly	
1.6.3 Break points	
2. ACTIVITY 2 (DRIVER CODE DEVELOPMENT)	11
2.1 MCU SPECIFIC HEADER FILE	11
2.2 GPIO DRIVER FILE	
2.3 SOURCE FILE	16
3. ACTIVITY 3 (MINI PROJECT)	26
3.1 MAIN LOGIC	
3.2 ARDUINO CODE	
4 REFERENCES	25



Table of Figures

Figure 1.Linker Script	5
Figure 2. Main code	
Figure 3. Make file execution	7
Figure 4. Make file code	7
Figure 5. Startup	
Figure 6. Output files	
Figure 7. Main Logic function	

List of Tables

No table of figures entries found.

1. Activity1

1.1 Linker Script



```
ENTRY (Reset_Handler)
 2 MEMORY
3 {
      FLASH(rx):ORIGIN =0x08000000, LENGTH =1024K
4
5
      SRAM(rwx):ORIGIN =0x20000000, LENGTH =128K
 6
    SECTIONS
8
   -{
9
      .text :
10
        *(.isr_vector)
11
        *(.text)
12
13
        *(.text.*)
        *(.init)
14
15
        *(.fini)
        *(.rodata)
        *(.rodata.*)
17
       . = ALIGN(4);
18
      _etext = .;
}> FLASH
19
20
      _la_data = LOADADDR(.data);
.data :
21
22
23
24
         _sdata = .;
        *(.data)
25
26
        *(.data.*)
27
        . = ALIGN(4);
28
         edata = .;
29
      }> SRAM AT> FLASH
30
      .bss :
31
        _sbss = .;
__bss_start__ = _sbss;
32
        *(.bss)
34
35
        *(.bss.*)
36
        * (COMMON)
37
        . = ALIGN(4);
        _ebss = .;
        __bss_end
                   _ = _ebss;
39
40
          . = ALIGN(4);
41
        end = .;
         _end__ = .;
42
43
      }> SRAM
44
```

Fig 1.Linker Script

1.2 Make file

1.2.1 Main code



1.2.2 Make file execution



```
MINGW64/c/Users/99003161/desktop/embedded

99003161@EESBLRW365 MINGW64 ~/desktop

90003161@EESBLRW365 MINGW64 ~/desktop

90003161@EESBLRW365 MINGW64 ~/desktop/embedded

90003161@EESBLRW365 MINGW64 ~/desktop/embedded

5 ls
main.c Makefile stm32_ls.ld syscalls.c
main.h mcu_exception_handlr_prototypes.txt stm32_startup.c

99003161@EESBLRW365 MINGW64 ~/desktop/embedded

5 make
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -

00 -o main.o main.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o stm32_startup.o stm32_startup.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o syscalls.o syscalls.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o syscalls.o syscalls.c
arm-none-eabi-gcc -c -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -std=gnu11 -Wall -00 -o syscalls.o syscalls.o

99003161@EESBLRW365 MINGW64 ~/desktop/embedded

5 |
```

Figure 2. Make file execution

1.2.3 Make file code

```
C:\Users\diman\Downloads\dummy-20210104T015215Z-001\dummy\MakeFile - Notepad++
                                                                                                                                                                        stm32_ls.ld 🗵 🔚 MakeFile 🗵 🗎 main.c 🗵
      CC=arm-none-eabl-gcc
MACH=cortex-m4
CFLAGS= -c -mcpu=$ (MACH) -mthumb -mfloat-abi=soft -std=gnull -Wall -00
LDFLAGS= -mcpu=$ (MACH) -mthumb -mfloat-abi=soft --specs=nano.specs -T stm32_ls.ld -Wl,-Map=final.map
LDFLAGS_SH= -mcpu=$ (MACH) -mthumb -mfloat-abi=soft --specs=rdimon.specs -T stm32_ls.ld -Wl,-Map=final.map
       all:main.o stm32 startup.o syscalls.o final.elf
       semi:main.o stm32_startup.o syscalls.o final_sh.elf
       main.o: main.c
             $(CC) $(CFLAGS) -0 $@ $^
      stm32_startup.o:stm32_startup.c
$(CC) $(CFLAGS) -0 $@ $^
       syscalls.o:syscalls.c
$(CC) $(CFLAGS) -o $0 $^
      final.elf: main.o stm32_startup.o syscalls.o
$(CC) $(LDFLAGS) -o $@ $^
       final_sh.elf: main.o stm32_startup.o
$(CC) $(LDFLAGS_SH) -o $@ $^
             rm -rf *.o *.elf
 30
31
             openocd -f board/stm32f4discovery.cfg
```

Fig 3. Make file code

1.3 Startup



```
99003161@EESBLRW365 MINGW64 ~/desktop/embedded
 arm-none-eabi-objdump.exe -h stm32_startup.o
stm32_startup.o:
                     file format elf32-littlearm
Sections:
Idx Name
                  Size
                            VMA
                                      LMA
                                                File off
                                                          Algn
  0 .text
                            00000000 00000000
                  00000090
                                                00000034
                                                          2**2
                  CONTENTS,
                            ALLOC, LOAD, RELOC,
                                                READONLY, CODE
  1 .data
                  00000000
                            00000000 00000000
                                                000000c4
                  CONTENTS,
                            ALLOC, LOAD, DATA
  2 .bss
                  00000000
                            00000000 00000000
                                                000000c4
                  ALLOC
  3 .isr_vector
                  00000188
                            00000000 00000000
                                                000000c4
                                                          2**2
                  CONTENTS, ALLOC, LOAD, RELOC,
                                                DATA
                  0000004e
 4 .comment
                           00000000 00000000
                                                0000024c
                                                          2**0
                  CONTENTS, READONLY
  5 .ARM.attributes 0000002e 00000000 00000000 0000029a 2**0
                  CONTENTS, READONLY
99003161@EESBLRW365 MINGW64 ~/desktop/embedded
```

Figure 4. Startup

1.4 Output Files




Figure 5. Output files



1.5 GitHub Link of code files

1.6 Debugging Techniques

1.6.1 Step in, step over and step out

Step over – An action to take in the debugger that will step over a given line. If the line contains a function, the function will be executed and the result returned without debugging each line. If we have a break point in the program and if we press step over button, then the line where the program was paused, that line will be executed. Then the program would pause at the next line.

Step into – An action to take in the debugger. If the current program line contains a function or a method, we can shift the debugging control into the function by pressing 'step in' button.

Step out - Once 'step in' action is performed, step return will be enabled. The debugging control will return from the method when step return is pressed. When execution is paused inside a function, you can click the Step Out button on the Debug toolbar or select Debug: Step Out to step out of the function. The debugger executes the rest of the function without pausing, and then returns to the line after the function call and pauses.

1.6.2 Disassembly

The Debug Disassembly Window gives the user access to debugging in assembly language for project written in C. The Debug Disassembly Window allows the user to perform all the normal debug operations including single stepping and setting breakpoints on the individual assembly instructions generated from C code.

1.6.3 Break points

Setting breakpoints while debugging code for an embedded system is a common and familiar task. Each Cortex M-series device supports some number of hardware breakpoints. These are comparators in the CPU core that pauses the core when a designated match condition occurs (e.g. the program counter matches the value that corresponds to the address of a specific instruction).





2. Activity 2 (Driver code development)

2.1 MCU Specific Header File

```
* STM32F4XX.h
   Created on: Dec 28, 2020
        Author: 99003157
 */
#ifndef INC_STM32F4XX_H_
#define INC_STM32F4XX_H_
#include<stdint.h>
/*defining base addresses*/
#define __vo volatile
#define ENABLE
                                  1
#define DISABLE
#define GPIO_PIN_SET
                       ENABLE
#define GPIO_PIN_RESET DISABLE
//macros for memories
#define FLASHMEM
                    0x80000000U
#define SRAM2
                          0x2001C000U
#define SRAM1
                          0x20000000U
#define ROM
                    0x1FFF0000U
```



```
#define SRAM
                    SRAM1
//macros for buses
#define AHB1
                    0x40020000U
#define AHB2
                    0x50000000U
#define APB1
                    0x40000000U
#define APB2
                    0x40010000U
#define PERIPHERAL APB1
//macros for peripherals in AHB1 bus
#define GPIOA_BASE
                          0x40020000U
#define GPIOB_BASE
                           (GPIOA + (0x0400U))
#define GPIOC_BASE
                           (GPIOB + (0x0400U))
#define GPIOD_BASE
                           (GPIOC + (0x0400U))
                          (GPIOD + (0x0400U))
#define GPIOE_BASE
#define GPIOF_BASE
                           (GPIOE + (0x0400U))
#define GPIOG_BASE
                           (GPIOF + (0x0400U))
#define GPIOH_BASE
                           (GPIOG + (0x0400U))
#define GPIOI BASE
                          (GPIOH + (0x0400U))
#define RCC_BASE
                           (AHB1+(0x3800U))
#define RCC
                                 ((RCC_Reg_def_t*)RCC_BASE)
//macros for peripherals in APB bus
#define I2C3
                    0x40005C00U
#define I2C2
                    0x40005800U
#define I2C1
                    0x40005400U
#define UART5
                    0x40055000U
```



```
#define UART4
                    0x40004C00U
#define USART6
                    0x40011400U
#define USART3
                          0x40004800U
#define USART2
                          0x40004400U
#define USART1
                    0x40011000U
#define SPI3_I2S3
                    0x40003C00U
#define SPI2_I2S2
                    0x40003800U
#define SPI1
                    0x40013000U
//GPIO peripheral registers
typedef struct
{
      __vo uint32_t MODER;
      __vo uint32_t OTYPER;
      __vo uint32_t OSPEEDR;
      __vo uint32_t PUPDR;
      __vo uint32_t IDR;
      __vo uint32_t ODR;
      __vo uint32_t BSRR;
      __vo uint32_t LCKR;
      __vo uint32_t AFR [2]; //AFR[1]-(AFRL)Low register, AFR[0]-(AFRH)High Registers
}GPIO_Regdef_t;
typedef struct
{
```



```
__vo uint32_t CR;
__vo uint32_t PLLCFGR;
__vo uint32_t CFGR;
__vo uint32_t CIR;
__vo uint32_t AHB1RSTR;
__vo uint32_t AHB2RSTR;
__vo uint32_t AHB3RSTR;
uint32_t RESERVED0;
__vo uint32_t APB1RSTR;
__vo uint32_t APB2RSTR;
uint32_t RESERVED1[2];
__vo uint32_t AHB1ENR;
__vo uint32_t AHB2ENR;
__vo uint32_t AHB3ENR;
uint32_t RESERVED2;
__vo uint32_t APB1ENR;
__vo uint32_t APB2ENR;
uint32_t RESERVED3[2];
__vo uint32_t AHB1LPENR;
__vo uint32_t AHB2LPENR;
__vo uint32_t AHB3LPENR;
uint32_t RESERVED4;
__vo uint32_t APB1LPENR;
__vo uint32_t APB2LPENR;
uint32_t RESERVED5[2];
__vo uint32_t BDCR;
__vo uint32_t CSR;
uint32_t RESERVED6[2];
```



```
__vo uint32_t SSCGR;
      vo uint32 t PLLI2SCFGR;
      __vo uint32_t PLLSAICFGR;
      __vo uint32_t DCKCFGR;
}RCC_Reg_def_t;
#define GPIOA (GPIO_Regdef_t*)GPIOA_BASE
#define GPIOB (GPIO_Regdef_t*)GPIOB_BASE
#define GPIOC (GPIO Regdef t*)GPIOC BASE
#define GPIOD (GPIO_Regdef_t*)GPIOD_BASE
#define GPIOE (GPIO_Regdef_t*)GPIOE_BASE
#define GPIOF (GPIO_Regdef_t*)GPIOF_BASE
#define GPIOG (GPIO_Regdef_t*)GPIOG_BASE
#define GPIOH (GPIO_Regdef_t*)GPIOH_BASE
#define GPIOI (GPIO_Regdef_t*)GPIOI_BASE
//clock enable macros
#define GPIOA_PCLK_EN() (RCC -> AHB1ENR |= 1<<0) ;</pre>
#define GPIOB_PCLK_EN() (RCC -> AHB1ENR |= 1<<1) ;</pre>
#define GPIOC_PCLK_EN() (RCC -> AHB1ENR |= 1<<2) ;</pre>
#define GPIOD_PCLK_EN() (RCC -> AHB1ENR |= 1<<3) ;</pre>
#define GPIOE_PCLK_EN() (RCC -> AHB1ENR |= 1<<4) ;</pre>
#define GPIOF_PCLK_EN() (RCC -> AHB1ENR |= 1<<5) ;</pre>
#define GPIOG_PCLK_EN() (RCC -> AHB1ENR |= 1<<6) ;</pre>
#define GPIOH_PCLK_EN() (RCC -> AHB1ENR |= 1<<7) ;</pre>
#define GPIOI_PCLK_EN() (RCC -> AHB1ENR |= 1<<8) ;</pre>
//clock disable macros
```



```
#define GPIOA PCLK DI() do{ (RCC->AHB1RSTR \mid= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0));
}while(0);
#define GPIOB PCLK DI() do{ (RCC->AHB1RSTR |= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1));
}while(0);
#define GPIOC PCLK DI() do{ (RCC->AHB1RSTR \mid= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2));
}while(0);
#define GPIOD_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3));
}while(0);
#define GPIOE_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= \sim (1 << 4));
}while(0);
#define GPIOF_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 5)); (RCC->AHB1RSTR &= ~(1 << 5));
}while(0);
#define GPIOG_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 6)); (RCC->AHB1RSTR &= ~(1 << 6));
}while(0);
#define GPIOH PCLK DI() do{ (RCC->AHB1RSTR \mid= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7));
}while(0);
#define GPIOI_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 8)); (RCC->AHB1RSTR &= ~(1 << 8));
}while(0);
#endif /* INC STM32F4XX H */2.2 GPIO Driver File
/*
 * STM32F4XX.h
   Created on: Dec 28, 2020
       Author: 99003157
 */
#ifndef INC STM32F4XX H
#define INC STM32F4XX H
```



```
#include<stdint.h>
/*defining base addresses*/
#define __vo volatile
#define ENABLE
                                 1
#define DISABLE
#define GPIO_PIN_SET
                      ENABLE
#define GPIO_PIN_RESET DISABLE
//macros for memories
#define FLASHMEM 0x80000000U
#define SRAM2
                         0x2001C000U
#define SRAM1
                         0x20000000U
#define ROM
                  0x1FFF0000U
#define SRAM
                   SRAM1
//macros for buses
#define AHB1
                   0x40020000U
#define AHB2
                  0x50000000U
#define APB1
                  0x40000000U
#define APB2 0x40010000U
#define PERIPHERAL APB1
//macros for peripherals in AHB1 bus
#define GPIOA_BASE
                         0x40020000U
#define GPIOB_BASE
                         (GPIOA + (0x0400U))
#define GPIOC_BASE
                         (GPIOB + (0x0400U))
#define GPIOD_BASE
                         (GPIOC + (0x0400U))
```



```
#define GPIOE BASE
                           (GPIOD + (0x0400U))
#define GPIOF BASE
                          (GPIOE + (0x0400U))
#define GPIOG_BASE
                          (GPIOF + (0x0400U))
#define GPIOH_BASE
                          (GPIOG + (0x0400U))
#define GPIOI_BASE
                          (GPIOH + (0x0400U))
#define RCC_BASE
                          (AHB1+(0x3800U))
#define RCC
                                 ((RCC_Reg_def_t*)RCC_BASE)
//macros for peripherals in APB bus
#define I2C3
                   0x40005C00U
#define I2C2
                   0x40005800U
#define I2C1
                   0x40005400U
#define UART5
                    0x40055000U
#define UART4
                    0x40004C00U
#define USART6
                    0x40011400U
#define USART3
                          0x40004800U
#define USART2
                          0x40004400U
#define USART1
                    0x40011000U
#define SPI3_I2S3
                    0x40003C00U
#define SPI2_I2S2
                    0x40003800U
#define SPI1
                    0x40013000U
//GPIO peripheral registers
typedef struct
```



```
__vo uint32_t MODER;
      __vo uint32_t OTYPER;
      __vo uint32_t OSPEEDR;
      __vo uint32_t PUPDR;
      __vo uint32_t IDR;
      __vo uint32_t ODR;
      __vo uint32_t BSRR;
      __vo uint32_t LCKR;
      __vo uint32_t AFR [2]; //AFR[1]-(AFRL)Low register, AFR[0]-(AFRH)High Registers
}GPIO_Regdef_t;
typedef struct
{
      __vo uint32_t CR;
      __vo uint32_t PLLCFGR;
      __vo uint32_t CFGR;
      __vo uint32_t CIR;
      __vo uint32_t AHB1RSTR;
      __vo uint32_t AHB2RSTR;
      __vo uint32_t AHB3RSTR;
      uint32_t RESERVED0;
      __vo uint32_t APB1RSTR;
      __vo uint32_t APB2RSTR;
      uint32_t RESERVED1[2];
      __vo uint32_t AHB1ENR;
       __vo uint32_t AHB2ENR;
       __vo uint32_t AHB3ENR;
```



```
uint32 t RESERVED2;
      __vo uint32_t APB1ENR;
      __vo uint32_t APB2ENR;
      uint32_t RESERVED3[2];
      __vo uint32_t AHB1LPENR;
      __vo uint32_t AHB2LPENR;
      __vo uint32_t AHB3LPENR;
      uint32_t RESERVED4;
      __vo uint32_t APB1LPENR;
      __vo uint32_t APB2LPENR;
      uint32_t RESERVED5[2];
      __vo uint32_t BDCR;
      __vo uint32_t CSR;
      uint32_t RESERVED6[2];
      __vo uint32_t SSCGR;
      __vo uint32_t PLLI2SCFGR;
      __vo uint32_t PLLSAICFGR;
      __vo uint32_t DCKCFGR;
}RCC_Reg_def_t;
#define GPIOA (GPIO Regdef t*)GPIOA BASE
#define GPIOB (GPIO_Regdef_t*)GPIOB_BASE
#define GPIOC (GPIO_Regdef_t*)GPIOC_BASE
#define GPIOD (GPIO_Regdef_t*)GPIOD_BASE
#define GPIOE (GPIO_Regdef_t*)GPIOE_BASE
#define GPIOF (GPIO_Regdef_t*)GPIOF_BASE
#define GPIOG (GPIO_Regdef_t*)GPIOG_BASE
#define GPIOH (GPIO_Regdef_t*)GPIOH_BASE
```



```
#define GPIOI (GPIO Regdef t*)GPIOI BASE
//clock enable macros
#define GPIOA_PCLK_EN() (RCC -> AHB1ENR |= 1<<0);</pre>
#define GPIOB_PCLK_EN() (RCC -> AHB1ENR |= 1<<1) ;</pre>
#define GPIOC_PCLK_EN() (RCC -> AHB1ENR |= 1<<2);</pre>
#define GPIOD_PCLK_EN() (RCC -> AHB1ENR |= 1<<3);</pre>
#define GPIOE_PCLK_EN() (RCC -> AHB1ENR |= 1<<4);</pre>
#define GPIOF PCLK EN() (RCC -> AHB1ENR |= 1<<5);
#define GPIOG_PCLK_EN() (RCC -> AHB1ENR |= 1<<6);</pre>
#define GPIOH_PCLK_EN() (RCC -> AHB1ENR |= 1<<7);</pre>
#define GPIOI_PCLK_EN() (RCC -> AHB1ENR |= 1<<8);</pre>
//clock disable macros
#define GPIOA PCLK DI() do{ (RCC->AHB1RSTR \mid= (1 << 0)); (RCC->AHB1RSTR &= ~(1 << 0));
}while(0);
#define GPIOB PCLK DI() do{ (RCC->AHB1RSTR \mid= (1 << 1)); (RCC->AHB1RSTR &= ~(1 << 1));
}while(0);
\#define GPIOC\_PCLK\_DI() do\{ (RCC->AHB1RSTR |= (1 << 2)); (RCC->AHB1RSTR &= ~(1 << 2)); 
}while(0);
\#define GPIOD\_PCLK\_DI() do\{ (RCC->AHB1RSTR |= (1 << 3)); (RCC->AHB1RSTR &= ~(1 << 3)); 
}while(0);
\#define GPIOE\_PCLK\_DI() do\{ (RCC->AHB1RSTR |= (1 << 4)); (RCC->AHB1RSTR &= ~(1 << 4)); 
}while(0);
\#define GPIOF\_PCLK\_DI() do\{ (RCC->AHB1RSTR |= (1 << 5)); (RCC->AHB1RSTR &= ~(1 << 5)); 
}while(0);
#define GPIOG_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 6)); (RCC->AHB1RSTR &= <math>\sim (1 << 6));
}while(0);
\#define GPIOH\_PCLK\_DI() do{ (RCC->AHB1RSTR |= (1 << 7)); (RCC->AHB1RSTR &= ~(1 << 7));
}while(0);
```



```
#define GPIOI_PCLK_DI() do{ (RCC->AHB1RSTR |= (1 << 8)); (RCC->AHB1RSTR &= ~(1 << 8));
}while(0);
#endif /* INC_STM32F4XX_H_ */</pre>
```

2.3 Source File

```
STM32FXX GPIO Driver.c
   Created on: Dec 28, 2020
        Author: 99003157
 */
#include "STM32FXX_GPIO_Driver.h"
#include<stdio.h>
void GPIO_PeriClockControl(GPIO_Regdef_t *pGPIOx, uint8_t EnorDi)
      if(EnorDi == ENABLE)
      {
             if(pGPIOx == GPIOA)
             {GPIOA_PCLK_EN();}
             else if(pGPIOx == GPIOB)
             {GPIOB_PCLK_EN();}
             else if(pGPIOx == GPIOC)
             {GPIOC_PCLK_EN();}
             else if(pGPIOx == GPIOD)
             {GPIOD_PCLK_EN();}
             else if(pGPIOx == GPIOE)
             {GPIOE_PCLK_EN();}
             else if(pGPIOx == GPIOF)
             {GPIOF_PCLK_EN();}
             else if(pGPIOx == GPIOG)
             {GPIOG PCLK EN();}
             else if(pGPIOx == GPIOH)
             {GPIOH_PCLK_EN();}
             else
             {GPIOI_PCLK_EN();}
      }
      else
      {
```



```
if(EnorDi == DISABLE)
                    {
                           if(pGPIOx == GPIOA)
                           {GPIOA_PCLK_DI();}
                           else if(pGPIOx == GPIOB)
                           {GPIOB_PCLK_DI();}
                           else if(pGPIOx == GPIOC)
                           {GPIOC_PCLK_DI();}
                           else if(pGPIOx == GPIOD)
                           {GPIOD_PCLK_DI();}
                           else if(pGPIOx == GPIOE)
                           {GPIOE_PCLK_DI();}
                           else if(pGPIOx == GPIOF)
                           {GPIOF_PCLK_DI();}
                           else if(pGPIOx == GPIOG)
                           {GPIOG_PCLK_DI();}
                           else if(pGPIOx == GPIOH)
                           {GPIOH_PCLK_DI();}
                           else
                           {GPIOI_PCLK_DI();}
                    }
      }
}
void GPIO_Init(GPIO_HANDLE_t *pGPIOHandle)
      GPIO PIN CONFIG t *a;
      if(a->GPIO_PinMode <= GPIO_PIN_MODE_Analog)//configure mode</pre>
      {uint32_t temp=0;
      temp = pGPIOHandle->GPIO_PIN_CONFIG.GPIO_PinMode << (2*pGPIOHandle-
>GPIO PIN CONFIG.GPIO PinNumber);
      pGPIOHandle -> pGPIOx -> MODER |= temp;
      //configure speed
      uint32_t temp1=0;
             temp1 = pGPIOHandle -> GPIO_PIN_CONFIG.GPIO_PinSpeed << (2*pGPIOHandle-
>GPIO_PIN_CONFIG.GPIO_PinNumber);
             pGPIOHandle->pGPIOx->OSPEEDR = temp1;
      //configure PU PD
      uint32_t temp2=0;
```



```
temp2 = pGPIOHandle ->GPIO PIN CONFIG.GPIO PinPuPdControl << (2*pGPIOHandle-
>GPIO_PIN_CONFIG.GPIO_PinNumber);
             pGPIOHandle->pGPIOx->PUPDR = temp2;
      //configure output type
      uint32_t temp3=0;
             temp3 = pGPIOHandle ->GPIO_PIN_CONFIG.GPIO_PinOPType << (2*pGPIOHandle-
>GPIO PIN CONFIG.GPIO PinNumber);
             pGPIOHandle->pGPIOx->OTYPER = temp3;
      if(pGPIOHandle->GPIO PIN CONFIG.GPIO PinMode==GPIO PIN MODE AFM)
      {uint32_t temp4,temp5;
             temp4=pGPIOHandle->GPIO_PIN_CONFIG.GPIO_PinNumber/8;
             temp5=pGPIOHandle->GPIO_PIN_CONFIG.GPIO_PinNumber%8;
             pGPIOHandle->pGPIOx->AFR[temp4]|=pGPIOHandle-
>GPIO_PIN_CONFIG.GPIO_PinAltFunMode<<(4*temp5);
void GPIO_DeInit(GPIO_Regdef_t *pGPIOx)
                                 if(pGPIOx == GPIOA)
                                 {GPIOA_PCLK_DI();}
                                 else if(pGPIOx == GPIOB)
                                 {GPIOB_PCLK_DI();}
                                 else if(pGPIOx == GPIOC)
                                 {GPIOC_PCLK_DI();}
                                 else if(pGPIOx == GPIOD)
                                 {GPIOD PCLK DI();}
                                 else if(pGPIOx == GPIOE)
                                 {GPIOE_PCLK_DI();}
                                 else if(pGPIOx == GPIOF)
                                 {GPIOF_PCLK_DI();}
                                 else if(pGPIOx == GPIOG)
                                 {GPIOG_PCLK_DI();}
                                 else if(pGPIOx == GPIOH)
                                 {GPIOH_PCLK_DI();}
                                 else
                                 {GPIOI_PCLK_DI();}
```

}



```
uint8_t GPIO_ReadFromInputPin(GPIO_Regdef_t *pGPIOx,uint8_t PinNumber)
      uint8_t Value;
      Value=(pGPIOx->IDR>>PinNumber)*(0x00000001);
      return Value;
uint16_t GPIO_ReadFromInputPort(GPIO_Regdef_t *pGPIOx)
      uint16_t value1;
      value1=(uint16_t)(pGPIOx->IDR);
      return value1;
}
void GPIO_WriteToOutputPin(GPIO_Regdef_t *pGPIOx,uint8_t PinNumber,uint8_t Value)
      if(Value==GPIO_PIN_SET)
      {
             pGPIOx->ODR = (1<<PinNumber);
      else
      {
             pGPIOx->ODR&=~(1<<PinNumber);
}
void GPIO_WriteToOutputPort(GPIO_Regdef_t *pGPIOx,uint16_t Value)
{
      pGPIOx->ODR=Value;
void GPIO_ToggleOutputPin(GPIO_Regdef_t *pGPIOx,uint8_t PinNumber)
{
      pGPIOx->ODR=pGPIOx->ODR^(1<<PinNumber);
}
//void GPIO_IRQConfig(uint8_t IRQNumber,uint8_t IRQPriority,uint8_t EnorDi);
//void GPIO IRQHandling(uint8 t PinNumber);
```



3. Activity 3 (Mini Project)

3.1 Main Logic

```
/* USER CODE END WHILE */
109
           /* USER CODE BEGIN 3 */
110
             if(FLAG==1)
112
113
                HAL Delay(10);
114
                sysbegin(FLAG);
                Potentiometer Value = AdcRead(pot1);
115
                if (Potentiometer_Value>THRESHOLD_VALUE)
118
                        while(HAL_GPIO_ReadPin(Sensor_GPIO_Port, Sensor_Pin))
119
                           HAL_GPIO_WritePin(Ard_GPIO_Port, Ard_Pin, 1);
120
                           printf("Please maintain social distance\n");
                                                                                               //Serial Monitor O/P
122
                           Status=1;
                           HAL_SPI_Transmit(&coml, &Status, 1, 50);
                                                                             //Send data to Arduino using SPI
123
124
125
                           HAL_GPIO_WritePin(Ard_GPIO_Port, Ard_Pin, 0);
126
                           printf("Way clear\n");
                                                                      //Serial Monitor O/P
128
                           Status=0;
129
                           HAL_SPI_Transmit(&coml, &Status, 1, 50);
                                                                              //Send data to Arduino using SPI
130
131
133
                    printf("POT Value less than 500\n");
                                                                              //Serial Monitor O/P
134
                    HAL_SPI_Transmit(&coml, &Status, 1, 50);
135
                                                                              //Send data to Arduino using SPI
136
137
138
           USER CODE END 3 */
139
140
141
142 ⊟/**
```

Figure 6. Main Logic function

3.2 Arduino Code

```
#include<SPI.h>
volatile boolean info;
volatile int Slave_data;

void setup()
{
   Serial.begin(9600);
pinMode(MISO, OUTPUT);
```



```
SPCR |= _BV(SPE);
                                //Turn on SPI in Slave Mode
 info = false;
 SPI.attachInterrupt();
                                //Interuupt ON is set for SPI commnucation
ISR (SPI_STC_vect)
                                //Inerrrput routine function
 Slave_data = SPDR;
                         // Value received from master
 info = true;
                         //Sets received as True
}
void loop()
{ if(info)
delay(500);
Serial.println(Slave data);
   if(Slave_data==0)
   {
        Serial.println("Please maintain social distancing \n");
   }
   else if(Slave_data==1)
        Serial.println("Way clear\n");
    }
   else
   {
        Serial.println("Sensor value is less than 500\n");
   }
}
}
```



4. References

- [2] https://youtu.be/B7oKdUvRhQQ
- [3] https://youtu.be/5aafG5mjZ Y
- [4] https://youtu.be/Bsq6P1B8Jql
- [5] https://youtu.be/2Hm8eEHsgls