Vivi

## DKOR - Assignment 2

Q-1] ,;;CX

vivian Wdrick

- n. MBR < PC: This operation appears to be loading the value of the Program Counter(PC) into the memory Buffer Register (MBR). This might be part of a fetch operation where the current program counter value is being read from memory.
- A to the memory Address Register (MAR). The MAR

  typically holds the address of the memory location

  to be accessed so this operation is setting the

  memory address to the value in register X.
- updated with the value from register Y. This is

  likely a control transfer operation where the program

  is changing its execution flow by setting the po

  to a new value.

d. memory - mBR:

This operation suggests that the value to the memory Buffer Register (MBR) is being written to memory. It's common in many computer architecture to use the MBR as an intermediate step for data toansfer between memory and the processor.

Vivian Warick

Vivian Ludrick

now of bits in control memory = 26-13-3=10

: 21° memory size
: x, y size = 10, 3

0.3 J -sta	te operation	wide microinstauction
7	PC - MAR	PCouts MARins Read Slear, Set Cin, Add 7,
T2	m->mBrg.PC=PC+1	Zout oPCingwait for memory fetch cycle
T <sub>3</sub>	MBR—1R	MBR out SIRIN
TH	$R_3 \rightarrow \infty$	Root & Xinsclacion
$T_{s}$	R, -> ALU	Report, ADD, Zin
Vivian Ludrick To	$z \rightarrow R_3$	Zouting Rain
Valor T2	Check for intr	Assumption enabled into pending CLRX, SET C, SPOUL, SUB, Zin
T8	SP -> SP-1	Zout, SPin, MARin
Ta	PC-> MDR	PCout, MORIN WRITE
Tro	MOR->[SP]	Wait for mem access
Vivian Ludric V.	PC is Raddo	PCin is Raddo out.
110.		milation and the second

Vivian Ludrick

Vivian Ludrick

Awjan Triquick

Vivian Ludrick

Vivian Warick VIVIOR PROCONCEICAO RODRIGUES COLLEGE OF ENGINEERING L L L L L 9.4.17 Opcode 5 equences PLA External Source vivian Wario Increment control Store Vivian Medric uBranch control MIR Branch Had sess control Signals ii a uPC: Holds the address of next control word to be fetched from the control store. be incommenter: to incomment uPC. c-control Store: to store the microroutines of all vivian Warich microinstauctions. d-MicroInstruction Register (UIR): To hold the fetched microinstauction e Programmable Logic assay PLA): mapping opeade filled of IR to starting address of microroutine of instruction. F. 4x/MUX: MPC can be loaded from. i] The incommented upc 1dric) ii The output of PLANICK

Vivian

to a starting value to begin instruction fetch, intermed services, on reset.

iv Branch address field from a current microinstruction this of one on ditional microphronches


g] sequences: combinational circuit to control 4x1 mux select lines based on microbranch control signals from microinstruction and flags.

proper sequences there is need for specific time delay between activation of two conjugate signals. Hence, a delay element, a D flip-flip is used.

Rule 1: To be used between 2 sets of control signeds


Delay.

Rule 2: The decision box is implemented, using 2 ANDS



Rule 3: n signals are merged using OR

iv Example;



Vivian Ludrick

Vivian Ludrick

## 2276

VIV 9.6] 2-way Set cm = 16KP cm = 8KP BS = 256 bytes mm = 128 to the

a) Number of bits in tog  $2^{tog} = mm = 128 kb = 2^{t}$  cm cm mid 8 kb-- tog = 4 bits. b.) Tag size = 24 bytes. 9.7. Direct mapped cm=16kb Bs=256bytes mm=128kb \*ivian I tag block word a] Number of bits in tag tag= 3bits b) Tag size = 23 bytes Vivian  $g \cdot g = 8 - \omega_{ey}$  sets.  $2^{tag} = mm = 2^{32} = 2^{16}$   $2^{tag} = mm = 2^{3} \times 2^{10}$ itag = 19 bits Vivian Ludrick

Vivian Ladrick

Vivian Marick