

**FR. Conceicao Rodrigues College of Engineering**  
**Department of Computer Engineering**

**10 .Direct Mapped Cache, Fully Associative Cache, Set  
associative cache**

**1. Course, Subject & Experiment Details**

<b>Academic Year</b>	<b>2023-24</b>	<b>Estimated Time</b>	<b>Experiment No. 11– 02 Hours</b>
<b>Course &amp; Semester</b>	<b>S.E. (Computers) – Sem. III</b>	<b>Subject Name</b>	<b>Digital Logic &amp; Computer Organization and Architecture</b>
<b>Chapter No.</b>	<b>5</b>	<b>Chapter Title</b>	<b>Memory Organization</b>
<b>Experiment Type</b>	<b>Software</b>	<b>Subject Code</b>	<b>CSC304</b>
<b>Roll No.</b>	<b>9914</b>	<b>Date of Performance</b>	<b>21-10-2023</b>

**Rubrics**

<b>Timeline (2)</b>	<b>Practical Skill &amp; Applied Knowledge (4)</b>	<b>Output (4)</b>	<b>Total (10)</b>

**2. Aim & Objective of Experiment**

1. Understanding behaviour of Direct, associative and set associative cache from working module
2. Designing a Direct, associative and set associative cache for given parameters

**3. Problem Statement**

Show the memory address representation for the main memory and Ram in bits and Solve for tag size,search time for the following configuration using Direct, associative and 2 way set associative mapping: a) MM=128words , RAM=16words ,Block size= 4words

**4. Software Required**

Cache Simulator

<https://www3.ntu.edu.sg/home/smitha/ParaCache/Paracache/dmc.html>


## 5. Brief Theoretical Description

### DIRECT MAPPED CACHE



#### DEFINITIONS

- **TAG** – distinguished one cache memory block with another
- **INDEX** – identifies the cache block
- **OFFSET** – points to desired data in cache block



#### INSTRUCTION BREAKDOWN


Each of the address of load instruction is broken into three parts: tag, index and offset.  
Main memory size =  $M$ , cache size =  $C$  and offset bits =  $Z$  results in the following (right figure).

Length of load instruction	: $\log_2(M)$	bits
OFFSET	: $Z$	bits
INDEX	: $\log_2(C) - Z$	bits
TAG	: $\log_2(M) - \log_2(C)$	bits
CACHE BLOCKS	: $\log_2(C)$	blocks

### DIRECT MAPPED CACHE

#### HOW IT WORKS

- The requested address is broken down into **tag**, **index**, and **offset**.
- Cache table with corresponding **index** will be examined.
  - If valid bit of the index is equals to 0, **cache miss** is obtained
  - Else tag bit of the requested address will be compared with tag bit in cache table
    - If tag is matched, **cache hit** is obtained
    - Else **cache miss** is obtained
- When **cache hit** is obtained, data from cache table will be returned. Else, data will be retrieved from main memory.



#### PRO / CONS


Direct mapping is simple and inexpensive to implement, but if a program accesses 2 blocks that map to the same line repeatedly, the cache begins to thrash back and forth reloading the line over and over again leads to high miss rate.

# FULLY ASSOCIATIVE CACHE



## DEFINITIONS

- **TAG** – distinguished one cache memory block with another
- **OFFSET** – points to desired data in cache block



## INSTRUCTION BREAKDOWN


Each of the address of load instruction is broken into three parts: tag and offset.  
Main memory size = M , cache size = C and offset bits = Z results in the following (right figure).

Length of load instruction	: $\log_2(M)$	bits
OFFSET	: Z	bits
TAG	: $\log_2(M) - \log_2(C)$	bits
CACHE BLOCKS	: $\log_2(C)$	blocks

# FULLY ASSOCIATIVE CACHE

## HOW IT WORKS

- The requested address is broken down into **tag** and **offset**.
- Requested **tag** will be searched through cache with valid bit
  - If there is **tag** matched with one of the index in the cache table, **cache hit** is obtained
  - Else, **cache miss** is obtained
- When **cache hit** is obtained, data from cache table will be returned. Else, data will be retrieved from main memory.



## PRO / CONS

Fully Associative is the most efficient utilisation of cache blocks, yet it is expensive to transverse through the cache to find each requested tag. Since there is no specified slot for each instruction, an algorithm of replacement policy must be designed along with implementation of fully associative cache.



## 6. Attach the screenshot:

### Direct Mapped Cache

**ParaCache**

Write Policies: ☒ Write Back ☐ Write Through ☐ Write On Allocate ☐ Write Around

Cache Size (power of 2): 16

Memory Size (power of 2): 2048

Offset Bits: 2

Reset Submit

Instruction: Load (in hex)# e8

31e

Next Submit

Information: The cycle has been completed. Please submit another instructions

Next Fast Forward

**Statistics**

Hit Rate : 50%

Miss Rate : 50%

List of Previous Instructions :

- Load 622 [Miss]
- Load 751 [Miss]
- Load 408 [Miss]
- Load 368 [Miss]
- Load 751 [Hit]
- Load 622 [Hit]
- Load 408 [Hit]
- Load 368 [Hit]

Next Index: 0

Last Index: 3

**Instruction Breakdown**

011011010	00
9 bit	2 bit

**Memory Block**

B. DA W. 0	B. DA W. 1	B. DA W. 2	B. DA W. 3
B. DB W. 0	B. DB W. 1	B. DB W. 2	B. DB W. 3
B. DC W. 0	B. DC W. 1	B. DC W. 2	B. DC W. 3
B. DD W. 0	B. DD W. 1	B. DD W. 2	B. DD W. 3
B. DE W. 0	B. DE W. 1	B. DE W. 2	B. DE W. 3

**Cache Table**

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	110001000	BLOCK 188 WORD 0 - 3	0
1	1	111010100	BLOCK 104 WORD 0 - 3	0
2	1	100000010	BLOCK 102 WORD 0 - 3	0
3	1	011011010	BLOCK DA WORD 0 - 3	0

### Fully Associative

**ParaCache**

Write Policies: ☒ Write Back ☐ Write Through ☐ Write On Allocate ☐ Write Around

Cache Size (power of 2): 16

Memory Size (power of 2): 2048

Offset Bits: 2

Reset Submit

Instruction: Load (in hex)# e8

31e

Next Submit

Information: The cycle has been completed. Please submit another instructions

Next Fast Forward

**Statistics**

Hit Rate : 50%

Miss Rate : 50%

List of Previous Instructions :

- Load 622 [Miss]
- Load 751 [Miss]
- Load 408 [Miss]
- Load 368 [Miss]
- Load 751 [Hit]
- Load 622 [Hit]
- Load 408 [Hit]
- Load 368 [Hit]

Next Index: 0

Last Index: 3

**Instruction Breakdown**

011011010	00
9 bit	2 bit

**Memory Block**

B. DA W. 0	B. DA W. 1	B. DA W. 2	B. DA W. 3
B. DB W. 0	B. DB W. 1	B. DB W. 2	B. DB W. 3
B. DC W. 0	B. DC W. 1	B. DC W. 2	B. DC W. 3
B. DD W. 0	B. DD W. 1	B. DD W. 2	B. DD W. 3
B. DE W. 0	B. DE W. 1	B. DE W. 2	B. DE W. 3

**Cache Table**

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	110001000	BLOCK 188 WORD 0 - 3	0
1	1	111010100	BLOCK 104 WORD 0 - 3	0
2	1	100000010	BLOCK 102 WORD 0 - 3	0
3	1	011011010	BLOCK DA WORD 0 - 3	0



## 2-Way Set Associative

**2-WAY SET ASSOCIATIVE CACHE**

**Cache Table**

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	67	BLOCK CE WORD 0 - 3	0
1	1	b0	B.161 W.0-3	0

**Memory Block**

B. CE W. 0	B. CE W. 1	B. CE W. 2	B. CE W. 3
B. CF W. 0	B. CF W. 1	B. CF W. 2	B. CF W. 3
B. D0 W. 0	B. D0 W. 1	B. D0 W. 2	B. D0 W. 3
B. D1 W. 0	B. D1 W. 1	B. D1 W. 2	B. D1 W. 3
B. D2 W. 0	B. D2 W. 1	B. D2 W. 2	B. D2 W. 3

**Statistics**

Hit Rate : 20%

Miss Rate : 80%

List of Previous Instructions :

- Load 339 [Miss]
- Load 789 [Miss]
- Load 585 [Miss]
- Load 593 [Miss]
- Load 339 [Miss]
- Load 789 [Miss]
- Load 585 [Hit]
- Load 593 [Miss]
- Load 339 [Miss]
- Load 593 [Hit]

## 4-Way Set Associative

**4-WAY SET ASSOCIATIVE CACHE**

**Cache Table**

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	136	B.136 W.0-3	0
1	1	1ad	B.1AD W.0-3	0
136	1	17	B.17 W.0-3	0
137	1	12e	B.12E W.0-3	0

**Memory Block**

B.12E W.0	B.12E W.1	B.12E W.2	B.12E W.3
B.12F W.0	B.12F W.1	B.12F W.2	B.12F W.3
B.130 W.0	B.130 W.1	B.130 W.2	B.130 W.3
B.131 W.0	B.131 W.1	B.131 W.2	B.131 W.3
B.132 W.0	B.132 W.1	B.132 W.2	B.132 W.3

**Statistics**

Hit Rate : 50%

Miss Rate : 50%

List of Previous Instructions :

- Load 4D9 [Miss]
- Load 6B7 [Miss]
- Load 5D [Miss]
- Load 4B8 [Miss]
- Load 4D9 [Hit]
- Load 6B7 [Hit]
- Load 5D [Hit]
- Load 4B8 [Hit]

## 7. Conclusion:

We understood of the behavior of different cache mapping techniques: Direct Mapped, Fully Associative, and Set Associative Caches. We designed these cache structures based on given parameters and explored their characteristics.