

DICON - Assignment 2

Q.1]

A. $\text{MBR} \leftarrow \text{PC}$: This operation appears to be loading the value of the Program Counter (PC) into the Memory Buffer Register (MBR). This might be part of a fetch operation where the current program counter value is being read from memory.

B. $\text{MAR} \leftarrow X$: This operation assigns the value in register X to the Memory Address Register (MAR). The MAR typically holds the address of the memory location to be accessed, so this operation is setting the memory address to the value in register X.

C. $\text{PC} \leftarrow Y$: Here, the program counter (PC) is being updated with the value from register Y. This is likely a control transfer operation where the program is changing its execution flow by setting the PC to a new value.

D. $\text{Memory} \leftarrow \text{MBR}$:

This operation suggests that the value in the Memory Buffer Register (MBR) is being written to memory. It's common in many computer architectures to use the MBR as an intermediate step for data transfer between memory and the processor.

Q.2. MUX has 8 state bits as input lines.

so we require 3 select inputs to select input lines


No. of bits in control memory = $26 - 13 - 3 = 10$
address

$\therefore 10$ bit address

$\therefore 2^{10}$ memory size

$\therefore X, Y$ size = 10, 3

Q.3] J-state	Operation	Microinstruction
T_1	$PC \rightarrow MAR$	$PC_{out}, MAR_{in}, Read, Clear, Set C_{in}, Add Z_{in}$
T_2	$M \rightarrow MBR, PC \leftarrow PC + 1$	$Z_{out}, PC_{in}, \text{Wait for memory fetch cycle}$
T_3	$MBR \rightarrow IR$	MBR_{out}, IR_{in}
T_4	$R_3 \rightarrow X$	$R_{3out}, X_{in}, CLRC$
T_5	$R_1 \rightarrow ALU$	R_{1out}, ADD, Z_{in}
T_6	$Z \rightarrow R_3$	Z_{out}, R_{3in}
T_7	Check for intr	Assumption enabled into pending $CLR X, SET C, SP_{out}, SUB, Z_{in}$
T_8	$SP \rightarrow SP - 1$	$Z_{out}, SP_{in}, MAR_{in}$
T_9	$PC \rightarrow MDR$	$PC_{out}, MDR_{in}, WRITE$
T_{10}	$MDR \rightarrow [SP]$	Wait for mem access
T_{11}	$PC \leftarrow R_{addr}$	PC_{in} is R_{addr} out.



ii] a. μPC : Holds the address of next control word to be fetched from the control store.

b. incrementer: to increment μPC .

c. Control Store: to store the micro-routines of all microinstructions.

d. MicroInstruction Register (μIR): To hold the fetched microinstruction

e. Programmable Logic array (PLA): mapping opcode filled of IR to starting address of micro-routine of instruction.

f. 4×1 MUX: μPC can be loaded from.

i] The incremented μPC

ii] The output of PLA

iv] An external source: This allows the μPC to be initialised to a starting value to begin instruction fetch, interrupt services, on reset.

iv] Branch address field from a current microinstruction. This allows unconditional and conditional microbranches.

g] Sequencer: Combinational circuit to control 4×1 MUX select lines based on microbranch control signals from microinstruction and flags.

5. i] Since the control signals are to be activated in a proper sequence, there is need for specific time delay between activation of two conjugate signals.



ii] Hence, a delay element, a D Flip-Flop is used.

iii] The use of delay element has some rules

Rule 1: To be used between 2 sets of control signals




Rule 2: The decision box is implemented using 2 ANDs.



Rule 3: n signals are merged using OR

iv] Example:



2276

Q.6] 2-way Set.

$$cm = 16kb \quad cm = 8kb$$

$$BS = 256 \text{ bytes} \quad mm = 128kb$$

a) Number of bits in tag


$$2^{\text{tag}} = \frac{mm}{cm} = \frac{128kb}{8kb} = 2^4$$

$$\therefore \text{tag} = 4 \text{ bits.}$$

b.) Tag size = 2^4 bytes.

Q.7. Direct mapped

$$cm = 16kb \quad BS = 256 \text{ bytes} \quad mm = 128kb$$



a] Number of bits in tag

$$2^{\text{tag}} = mm/cm = 128kb/16kb = 2^3$$

$$\boxed{\text{tag} = 3 \text{ bits}}$$

b] Tag size = 2^3 bytes

Q.8] 8-way sets.

$$cm = 64kb \quad cm' = 8kb$$

$$mm = 2^{32} \text{ bytes}$$

$$2^{\text{tag}} = \frac{mm}{cm} = \frac{2^{32}}{2^3 \times 2^{10}} = 2^{19}$$

$$\boxed{\therefore \text{tag} = 19 \text{ bits}}$$