
```
1. 1. The five classic components of a computer are: (_____).
    1) input, 2) output, 3) memory, 4) storage, 5) control, 6) datapath, 7) CPU, 8) BUS
    A: 12478 B: 12378 C: 12356
                                                      D: 12568
    2. For a virtual memory with TLB, which of following will berun first during memory access? (____)
    A: test dirty bit
                        B: testcache hit
    C: test TLB hit
                       D: testphysical memory hit
    3. In x86 real mode, according to the following memory data, the entry address of INT 21H should be (____).
    0000:0070 AD 06 14 02 A4 F0 00 F0-37 05 14 0211 6D 00 C0
    0000:0080 72 10 A7 00 7C 10 A7 00-4F 03 80 058A 03 80 05
    A: 00A7:107C B: 7C10:A700 C: A700:7C10 D: 107C:00A7
    4. A floppy disk, double sides, 80 tracks, 18 sectors/track,512B per sector. So the Disk capacity is (_____).
    A: 360 KB B: 2.0MB C: 1.44 MB D: 1.60MB
    5. MIPS instruction: Beq s0,s1,Label, Addressingmode is (____).
                               B: PC-relativeaddressing.
    A: Register addressing.
    C: Pseudodirect addressing. D: Immediateaddressing.
    6. Consider the multi-cycle implementation at the semester. Which of the following control lines is a "don't care" whileexecuting a BEQ instruction? (____)
    A: RegDst B: ALUop C: PCSource D: RegWrite
    7、 (____) is the best way for a keyboard to communicate withthe processor.
    A: Polling B: DMA C: Synchronous D: Interrupt
    8、 ASCii code of 'A' is (____).
            B: 65 C: 61 D: 41
    A: 97
    9. For 8-bit integers(2's complement) calculation, the (____)will both Overflow(OF=1) and Carry Out(CF=0).
    A: 0x12 + 0x78 B: 0x12 + 0x34 C: 0x12 + 0xEF D: 0x80 + 0x80
    10. In MIPS, the register (____) is saved by the routine makinga procedure call. It is called a (____) register.
    A: $s, callee-saved
                           B: $t,caller-saved
    C: $t, callee-saved
                          D: $s,caller-saved
    11、 (_____) is An occurrence in which the proper instructioncannot execute in the proper clock cycle because the instruction that wasfetched is not the one
    that is needed; that is, the flow of instructionaddresses is not what the pipeline expected.
    A: resource hazard
                            B: structuralhazard
    C: control hazard
                           D: datahazard
    12、The 16-bit biased notation(移码) representation of -1 is(____)。
    A: 0x0001 B: 0x8000 C: 0x7FFF D: 0x8001
    13、 According to the IEEE754 double precision, (____) is +∞
                                   B: 0x7FFF_FFFF_FFFF
    A: 0x7F80_0000_0000_0000
    C: 0x7FF0_0000_0000_0000
                                   D: 0x7FFF_0000_0000_0000
    14. The sequence of MIPS instructions is equivalent of Cstatment (_____).
    Slt at,r1, $r0
     Bne at, zero, Label
    A: if(r0 \le r1) goto Label B: if(r0 > r1) goto Label
    C: if(r0 >= r1) goto Label D: if(r0 < r1) goto Label
    15、 (_____) is A cache that has a fixed number of locations (atleast two) where each block can be placed.
                             B: fullyassociative cache
    A: block-associative cache
                               D: direct-mappedcache
    C: set-associative cache
    16. Today's computers are built on 2 key principles: (____).
    ①Make the common case fast.
    ②Instruction are represented as numbers.
    3 Every instruction can be conditionally executed.
    4 Programs can be stored in memory to be read or written justlike numbers.
    A: 34 B: 12 C: 13 D: 24
    17. Consider a virtual memory system with 32-bit virtual byteaddress, 4KB/page, 64 bits each entry. The physical memory is 1024MB. Then, thetotal size
    of page table needs (____).
    18. Memory (____) needs be refreshed periodically.
    A: EPROM B: FLASH C: SRAM D: DRAM
    19. There are two different conventions for ordering the byteswithin a word, Little Endian and Big Endian. In Little Endian, the byte orderfor data
    0x12345678 in memory is(HEX):
    A: 87,65,43,21 B: 21,43,65,87 C: 78,56,34,12 D: 12,34,56,78
    20、 (_____) is a cache miss caused by the first access to ablock that has never been in the cache.
    A: compulsory miss B: conflictmiss C: capacity miss D: collisionmiss
简答题 (40 分)
附件 ② 上传 最多可上传6张图片
2. II.1(5%). Show the IEEE754 binaryrepresentation for the floating-point number –12.34ten in single precision.
简答题 (5 分)
附件 ② 上传 最多可上传6张图片
3. II.2(5%), What is the average time toread or write a 512-byte sector for a typical disk rotating at 10000 RPM? Theaverage seek time is 12ms, the transfer
    rate is 5 MB/sec, and the controlleroverhead is 2ms. Assume the disk is idle so that there is no waiting time.
简答题 (5 分)
附件 🚨 上传
                 最多可上传6张图片
4. II.3(15%), The C to Assemble: Convert the C function belowto MIPS or x86 assembly language. Make sure that your assembly language codecould be
    called from a standard C program.
      int gets(char *p){ int i=-1; do{
        p[++i]=read_char(); #syscall / int 21h
        if(p[i]==13)p[i]=0;
      }while(p[i]!=0);
      return i; }
简答题 (15 分)
附件 ② 上传 最多可上传6张图片
5. III.1. (15%)The system has a1GB main memory and a cache with 4K blocks and 2-word blocks. 1word = 4Byte.
    1.(5%)Suppose the cache configured as fully-associative.
    1)Howmany bits for TAG:
    2)Howmany total bytes are required for the cache:
    2.(5%)Suppose the cache configured as 4-way set-associative.
    1)Howmany bits for TAG:
    2)Howmany total bytes are required for this cache:
    3.(5%)Suppose the cache configured as direct-mapped. What block number does byte address 0xFACE2BED map to?
    1)TAG:
    2)index:
    3)offsetin block:
简答题 (15 分)
附件 🚨 上传
                 最多可上传6张图片
   III.2、(5%)Consider avirtual memory system with the following properties:
    <sup>2</sup> 32-bitvirtual byte address
    <sup>2</sup> 16 KBeach page
    <sup>2</sup> 1GBphysical memory(byte-addressing)
    Whatis the total size of the page table for each process on this processor, assuming that the valid, protection, dirty, and use bits take a total of 4 bits and that
    all the virtual pages are in use? (Assume that disk addresses are notstored in the page table.)
简答题 (5 分)
附件 ② 上传 最多可上传6张图片
7. IV. (15%)Design: Multicycle CPU implementation
    Wewish to add the instruction Jalr tothe multicycle datapath. Add any necessary datapath and control signals to the Figure. The instruction is described as:
    Jalr rd, rs
    Toexecute:
    rd = PC;
    PC = rs;
    1.(3%) Design theinstruction format in binary number;
    2.(4%) Design datapath: To add any necessaryelements and new signals and explain how to modify the data path; In thefollowing diagram Draw
    compatible Modification
    3.(8%) Complete this finite state machine diagram for this instruction. Be sure to include any new control signals you may have added. For each state,
    fill the outputsignal values in the following table(only this instruction state).
      1、
                             2、
                                    3、
                       5、
                              6、
      IV (15%) Design: Multicycle CPU implementation
      We wish to add the instruction Jalr to the multicycle datapath. Add any
      necessary datapath and control signals to the Figure. The instruction is
      described as:
                               $rd, $rs
              Jalr
      To execute:
              rd = PC;
                      = $rs;
      1.(3%) Design the instruction format in binary number;
           1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0
           OpCode
           7 6 5 4 3 2
                              1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
      2.(4%) Design datapath: To add any necessary elements and new signals and
      explain how to modify the data path; In the following diagram Draw compatible
      Modification
                                           PCWriteCond |
                                              PCWrite
                                                         ALUSrcA
```

Memory



state).

附件 ② 上传 最多可上传6张图片

1、

简答题 (15 分)

交卷