


# Circuit Simulation

Library file: - model18.spi

Schematic description file: - cell18.spi



[Need to put INV/NAND2/XOR2 definition here]

pmos/nmos - "Drain - Gate - Source - Body"




## I) Simulate circuit

Ex: INV



## II) Delay Table




15 steps

C	falling delay	Rising delay	err
1			
...			
100			<10%

error: < 10%

## III) Gate capacitance (foreign domain)

Ex: inverter



8 points

