

Aim:-

Build the verilog model for a 16-bit Vedic multiplier


Tools Used:-

Xilinx Vivado 2019.2

Theory:-

Vedic multiplier is used to multiply 2 binary numbers and hence this multiplier can cause less power consumption and less delay.

2x2 bit Vedic Multiplier is as follows:-



$a_1a_0$  and  $b_1b_0$  are the numbers to be multiplied.

- A 4x4 bit Vedic multiplier can be built from 4 2x2 Vedic multipliers and 3 RCA's.
- Similarly, 8x8 bit Vedic multiplier can be built from 4 4x4 Vedic multipliers and 3 adders.
- And again 16x16 bit Vedic multiplier can be built from 4 8x8 Vedic multipliers and 3 adders.

Code + Testbench:-

```

module Vedic (A,B,Q);
input [15:0] A,B;
output [31:0] Q;

wire [15:0] w1,w2,w3,w4,w5,w6;
wire [23:0] w7,w8,w9;

Ved_8bit v1(A[7:0], B[7:0], w1);
Ved_8bit v2(A[7:0], B[15:8], w2);
Ved_8bit v3(A[15:8], B[7:0], w3);
Ved_8bit v4(A[15:8], B[15:8], w4);

assign w5 = {8'b0000-0000, w1[15:8]};
assign w6 = w5 + w2;
assign w7 = {8'b0000-0000, w3};
assign w8 = {w4, 8'b0000-0000};
assign w9 = w7 + w8;
assign Q[31:8] = w9 + w6;
assign Q[7:0] = w1;

```

endmodule.

```
module Ved_8bit (A,B,Q);
input [7:0] A,B;
output [15:0] Q;

wire [7:0] w1,w2,w3,w4,w5,w6;
wire [11:0] w7,w8,w9;
```

```
Ved_4bit v1(A[3:0], B[3:0], w1);
Ved_4bit v2(A[3:0], B[7:4], w2);
Ved_4bit v3(A[7:4], B[3:0], w3);
Ved_4bit v4(A[7:4], B[7:4], w4);
```

```
assign w5 = {4'b0000, w1[7:4]};
assign w6 = w5 + w2;
assign w7 = {4'b0000, w3};
assign w8 = {w4, 4'b0000};
assign w9 = w7 + w8;
assign Q[15:4] = w9 + w6;
assign Q[3:0] = w1;
```

endmodule

```
module Ved_4bit (A,B,Q);
input [3:0] A,B;
output [4:0] Q;
```

```
wire [3:0] w1,w2,w3,w4,w5,w6,w7,w8,w9, CA1,
CA2, CA3;
```

```
Ved_2bit v1(A[1:0], B[1:0], w1);
Ved_2bit v2(A[1:0], B[3:2], w2);
```



```
Ved-2bit V3(A[3:2], B[1:0], w3);
Ved-2bit V4(A[3:2], B[3:2], w4);
```

```
assign w6 = {1'b0, 1'b0, w1[3], w1[2]};
```

```
RCA_4bit R1(w2, w3, 0, CA1, w5);
```

```
RCA_4bit R2(w5, w6, 0, CA2, w7);
```

```
assign w8 = {CA1, 1'b0, w7[3], w7[2]};
```

```
RCA_4bit R3(w4, w8, 0, CA3, w9);
```

```
assign {Q[1], Q[0]} = w[1:0];
```

```
assign {Q[3], Q[2]} = w7[1:0];
```

```
assign {Q[7], Q[6], Q[5], Q[4]} = w9;
```

```
endmodule
```

```
module RCA_4bit(a, b, cin, cout, s);
```

```
input [3:0] a, b;
```

```
input cin;
```

```
output cout;
```

```
output [3:0] s;
```

```
wire [3:0] c;
```

```
for (genvar i=0; i<=3; i=i+1) begin
```

```
if (i==0) begin
```

```
assign {c[i], s[i]} = a[i] + b[i] + cin;
```

```
end
```

```
else begin
```

```
assign {c[i], s[i]} = a[i] + b[i] + c[i-1];
```

```
end
```

```
assign cout = c[3];
```



```
endmodule;
```

```
module Vedic_2bit (A,B,P);  
input [1:0] A,B;  
output [3:0] P;  
  
wire t1,t2,t3,t4;  
  
and (t1,A[0],B[0]);  
and (t2,A[0],B[1]);  
and (t3,A[1],B[1]);  
assign {t4,P[1]} = t1+t2;  
assign {P[3],P[2]} = t4+t3;  
  
endmodule
```

```
module Vedic_tb();  
reg [15:0] A,B;  
wire [31:0] Q;  
  
Vedic uut (A,B,Q);  
  
initial  
begin  
A = 16'b0000-0000-0000-1100;  
B = 16'b0000-0000-0000-1011;  
#10  
$stop;  
end  
endmodule
```

Result:-

we have implemented the logic for a Vedic multiplier and obtained its RTL schematic.



AIM:-

Build the verilog model for a 7bit  
Modified Booth's Multiplier

Tools Used:-

Xilinx Vivado 2019.2;

Theory:-

Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed

In Booth's modified multiplies, instead of Multiplier bit pair, we take 3 bits for Multiplier bit pair. It is then used to calculate the reduced multiplier following the values:-

0	0	→	0
1	1	→	0
0	1	→	+1
1	0	→	-1

First 0 is appended at the LSB and then it is extended with value equal to the signed bit (multiplier)

Then the bit pair reduced at the  $i$ th position is used to calculate the sup multiplication value and they are added to give the end result.



# Code + Testbench:-

```

module boothsmul(A, B, Q);
input [6:0] A, B;
output reg [13:0] Q;

reg [8:0] B_comp;
reg [13:0] w, w1;
reg [6:0] w2;
integer i;
integer R;

always @(A or ~A or B or ~B)
begin
Q = 14'b0000-0000-0000-0000;
w2 = ~B;
B_comp = w2 + 1'b1;
B_comp = B_comp << 1;
B_comp[0] = B_comp[7];
for (i=1; i<=7; i=i+2)
begin
R = 2 * (B_comp[i] - B_comp[i+1]) +
(B_comp[i+7] - B_comp[i]);
if (R == 1)
begin
assign w1 = A;
assign w = w1 << (i-1);
Q = Q + w;
end
if (R == -1)
begin
assign w1 = A;
assign w = ~w1 + 1;
assign w = w << (i-1);
end
end
end

```



```
        Q = Q + w;  
    end  
    else if (R == -2)  
        begin  
            w1 = A;  
            w = ~w1;  
            w = w << i-1;  
            Q = Q + w;  
        end  
    else if (R == 2)  
        begin  
            w1 = A;  
            w = w1 << i;  
            Q = Q + w;  
        end  
    else  
        Q = Q;  
  
end  
end  
endmodule
```

```
module booth's-mul-tb ();  
    reg [6:0] A, B;  
    wire [3:0] Q;  
  
    booth's-mul uut (A, B, Q);  
  
    initial begin  
        B = 7'b000-1100;  
        A = 7'b010-1101;  
        #10  
        $stop;
```

end  
endmodule

Result:-

We have implemented the code for the modified Booth's multiplier of 7 bits. The waveform confirms that the code is correct. We have also obtained the RTL schematic for the modified Booth's multiplier.

