

Behavioural Modelling

Behavioural models in Verilog contain procedural statements, which control the simulation and manipulate variables of the data types. These all statements are contained within the procedures. Each of the procedure has an activity flow associated with it.

During simulation of behavioural model, all the flows defined by the 'always' and 'initial' statements start together at simulation time 'zero'. The initial statements are executed once, and the always statements are executed repetitively. The 'always' statement, because of its looping nature, is only useful when used in conjunction with some form of timing control.

3d] Aim:-

To design a synchronous up/down counter with async/sync load and clear in behavioural modelling.

Tools Used:-

Xilinx Vivado 2019.2

Theory:-

- In a synchronous counter all the 16 bits change all at once.
- The load and clear inputs can be synchronous or asynchronous.
- Asynchronous load is used to load the inputs with a value that we want at any point irrespective of the edge clock.
- Synchronous load is used to load the inputs with a value that we want at a next clock edge.
- If $m=0$, then it counts up.
- If $m=1$, then it counts down.
- clr is used to clear the input when $clr=1$.
- If $clr=0$, it doesn't clear.

Code + Testbench:-

```
module counter_16bit (Q, clk, clr, D, m, l);
```

```
output reg [15:0] Q;
```

```
input clk, clr, m, l;
```

```
input [15:0] D;
```

```
always @(posedge clr, posedge l, posedge m, negedge  
        clk) .
```

```
begin
```

```
    if (clr)
```

```
        Q <= 16'b0000_0000_0000_0000;
```

```
    else if (l != 0)
```

```
        Q <= D;
```

```
    else if (m)
```

```
        Q <= Q + 1;
```

```
    else
```

```
        Q <= Q - 1;
```

```
end
```

```
endmodule
```

```
module counter_16bit_tb();
```

```
reg [15:0] D;
```

```
reg clk, clr, m, l;
```

```
wire [15:0] Q;
```

```
counter_16bit uut (Q, clk, clr, D, m, l);
```

```
initial
```



```
begin
```



```
clk = 1'b0;  
forever #5 clk = ~clk;  
end  
initial  
begin  
    D = 16'b0000-0000-0000-0000;  
    clr = 1'b1; l = 1'b0; m = 1'b0;  
    #10  
    clr = 1'b0;  
    #30  
    m = 1'b1;  
    #40  
    l = 1'b1; D = 16'b0011-1010-0101-1110;  
    #10  
    l = 1'b0;  
    #30  
    m = 1'b0;  
    #20  
    $stop;  
end  
endmodule
```

Conclusion:-

We have written the verilog code for a 16-bit counter with sync/async load and clear. We have also obtained the waveform for the testbench and the RTL has been generated.



3e] Aim:-

To design a 16-bit universal shift register using behavioural modelling

Tools Used:-

Xilinx Vivad 2019.2

Theory:-

→ A universal shift register is used for:-

- i) Serial-to-serial convertor
- ii) Parallel-to-serial convertor
- iii) Serial-to-parallel convertor
- iv) parallel data transfer
- v) Serial-to-serial data transfer
- vi) Memo-controllers for i/o expansion.

→ It can be used in the SISO, PISO, SIPO and PISO cases

→ D_{par} is used as parallel input in case of parallel in

→ MSB_{in} is used as serial input in case of shift right

→ LSB_{in} is used as parallel input in case of parallel in

→ The code and testbench for a 16bit universal shift register is given in the next page.

Code + Testbench:-

```
module register-16bit(  
    input MSB_in, LSB_in, clk, clr,  
    input [15:0] D_par,  
    input [1:0] s,  
    output reg [15:0] A_par);  
  
    always @ (negedge clk, posedge clr)  
    begin  
        if (clr)  
            A_par <= 16'b0000-0000-0000-0000;  
        else  
            begin  
                case (s)  
                    2'b00: A_par <= A_par;  
                    2'b01: A_par <= {MSB_in, A_par [15:1]};  
                    2'b10: A_par <= {A_par [14:0], LSB_in};  
                    2'b11: A_par <= D_par;  
                endcase  
            end  
        end  
    end  
endmodule
```

```
module register-16bit-tb();  
    reg MSB_in, LSB_in, clk, clr;  
    reg [15:0] D_par;  
    reg [1:0] s;  
    wire [15:0] A_par;
```



```
register_16bit uut (.MSB_in(MSB_in), .LSB_in(LSB_in),  
    .clk(clk), .clr(clr), .D_par(D_par),  
    .s(s), .A_par(A_par));
```

initial

begin

clk = 1'b0;

forever #5 clk = ~clk;

end

initial

begin

MSB_in = 1'b0; LSB_in = 1'b0;

clr = 1'b1; s = 2'b00; D_par = 16'b000-0000-0000-0000;

#10

clr = 1'b0;

#10

s = 2'b11;

#20

MSB_in = 1'b0; s = 2'b01;

#10

MSB_in = 1'b1;

#10

MSB_in = 1'b0;

#10

LSB_in = 1'b1; s = 2'b10;

#10

LSB_in = 1'b0;

#10

s = 2'b00;

#20


```
$stop;  
end  
endmodule
```

Conclusion:-

We have written the verilog code for 16bit universal shift register using behavioural modelling.

We have obtained the waveform as expected for the given testbench. RTL schematics has also been generated.

