Structural Verilog Modelling


The structurae modelling style is the lowest level of abstraction obtained using logic gates. In this we assemble several blocks of code and allow the introduction of heirarchy in a design. The connections between components are specified within component instantiation statements. These statements specify an instance of a component occuring withen another component or the circuit. Each component instantiation statement is labelled with an identifier The module body provides an internal view, it describes the behaviour or structure of the component.

2d] Aim:-

To develop structural verilog model for an 8-bit Carry select Adder (csA) using a 4-bit Ripple Carry Adder (RCA)

Software Mools Wed: Xilinx Vivado 2019.1

Theory: -Carry Select Addre is a povollel adder which can add 2 n-bit number at a time -Generally a CSA consists of Ripple Carry Addes and Multiplexes as shown. The advantages of a CSA are: its efficiency over a CLA. The addition of 2 bits is carried out with the help of 2 adders considering both cases, when carry is a and when carry is 1. After the calculation is done, corred sum and the correct carry is selected with the help of a MUX. Here we require 3 4-bit RCA's and 1 2:1 MUX.



Code + Testbench:

module hul_adder (a, b, cin, sum, carry); input a, b, cin; output sum, carry;

xor (sum, a, b, cin); and (w1, a, b); xor (w2, a, b); and (w3, w2, cin); or (cary, w3, w1); end module

module RCA_4bit (A,B, CIN, SUM, CARRY);
input [3:0] A;
input [3:0] B;
input cin;
output [3:0] SUM;
output CARRY;

```
wire WI, wz, wz;
full-addes FAI (A[O], B[W, CN, SUM(O), WI);
Sull-adder FAZ (ACIJ, BCIJ, WI, SUM [I], WZ);
Sull adder FA3 (A[2], B[2], W2, SUM[2], W3).
Sull-adolu FA4 (A[3], B[3], W3, SUM(3), CARRY);
endmodule
module Mux (a,b, sel, out);
Proput a,b;
input sel;
output out;
wire WI, WZ
and (WI , ~sel, a);
and (wz, sel, b);
or (out, w1, w2);
endmodule
module csa-8bit (a, b, cin, sum, cout).
input [7:0] a, b;
Input cin;
output [7:0] sum;
output cout;
wire c:
wire (3:0) S1, S2;
wire ci, (2)
```

RCA_4bit rca_1 (.A(a[3:0]), .B(b[3:0]), . CIN(cin), .SUM(sum(3:0), .CARRY(c));

RCA_4bit rca_2 (.A(a[7:4]), .B(b[7:4]), .CIN(1'bo),
.SUM(\$1[3:0]), .CARRY(CI));

RCA_4bit rca_3 (.A(a[7:4]), .B(b[7:4]), .UN(1'b1), .SUM(\$z[3:0]), .CARRY(C2));


MUX m1 (.a(s1[0]), .b(s2[0]), .sel(c), .out(sum[4]), MUX m2 (.a(S1[1]), .b(s2[1])), .sel(c), .out(sum[5])), MUX m3 (.a(s1[2]), .b(s2[2]), .sel(c), .out(sum[6])); MUX m4 (.a(s1[3]), .b(s2[3]), .sel(c), .out(sum[7])); MUX m5 (.a(c1), .b(c2), .sel(c), .out(soul));

endmo dule

Result:

We have instantiated and integrated lower level modules to design / attain higher-level functionality. We used RCA.

MUX. to Construct a Carry select Adder
(8 bits).



2e) Aim?-

To develop a structural verilog model for a 16-bit added by cascoding an 8-bit Kogge Stone Adda/Ripple Carry Addes

Software/Tools used:-Xilinx vivado 2019.1

Adder is one of the most commonly Theory: used digital feature in the sketch of a digital built - in circuit. Carry is an Important part of an addler. To construit a 16-bit addur, we can cascade 2-8-bit adders. Here we cascade an 8-bit Kogge-Stone Adder to a Ripple Carry Adder (8 toit). The carry-out of the first stage will be the carryin of the second stage. By carcading the modules using the basics of structural verilog and primitives, we are able to add two 16-bit number and obtain the sum and carry. We can test the working of our verilog code by giving random 16-bit numbers in the testbench.

```
Code + Testbench:-
module KSA (A, B, S, Cin, Coul);
 Input [7:0] A, B;
 Proput cin;
 output [7:0] 8;
 output Cout;
 wire [7:0] GI,PI,P2,G2, G3,P3,G4,P4,G5,P5,C;
assign GI = A&B:
assign PI=AAB;
 ausign 62 [0] = 61 [0];
 assign P2[0] = P1[0]
 assign 62[] = GI[I] (PICI] & GI[O]);
 assign P2 [i] = PI[i] & PI[o];
assign 62[2] = GI[2] (PI[2] & GI[1]);
assign P2(2) = P1(2) & P1(1);
assign 62[3] = 61(2] 1 (P1(3) & 61(2));
assign P2(3) = P1[3] & P1[2];
assign G2[4] = G1[4] (P1[4] & G1(3));
        P2 (4) = P1 [4] & P1 [3]:
assign
assign G2[5] = G1[5] 1 (P1[5] & G1[4]).
assign P2 (5) = P1 [5] & P1 [4];
assign G2[6] = G1[6] (P1[6] & G1[5]).
assign P2[6] = P1[6] & P1[5];
```

```
assign G2[7] = G1[7] (P1[7] & G1[6]);
assign P2[]= PI[] & PI[6];
assign G3(0] = G2(0];
assign P3(0) = P2(0);
assign G3[1] = G2(1);
assign P3[1] = P2[1];
assign 63[2] = 62[2] ( P2[2) & 62[0]);
assign P3[2] = P2[2] & P2[0];
assign 63[3] = 62[3] (P2[3] & 62[1]);
assign P3[3]= P2[3] & P2[i];
assign G3(4) = G2[4] (P2(4) & G2[2]);
assign P3[4] = P2[4] & P2[2];
assign G3[5] = G2[5] (P2[5] & G2[8]);
assign P3[5] = P2[5] & P2[3];
assign 63[6] = 62[6] (P2[6] 6 62[4]);
assign P3[6] = P2[6] & P2[4];
assign 63[7] = 62[7] (P2[7] (62[5]);
assign P3[7] = P2[7] & P2[5].
ausign G4[0] = G3[0];
assign P+(0] = P3(0];
assign G4[1] = G3[1];
assign P4[1] = P3[1]
assign 64(2) = 63[2];
assign P4[2] = P3[2];
```

```
64[3] = 63[3] 1(P3(3] & 63(0))
assign
        P4(3) = P3 (3) & B(0) ;
assign
assign 64[47 = 63[4] 1 (P3[4] & 63[17);
        P4[4]= P3[4] & P3[1];
assign
assign 64[5] = 63[5] (P3[5] & 63(2]);
assign P.4[5] = P.3[5] & P3[2];
ausign 64[6]=63[6](P3[6] & 63[3]);
assign P4[6] = P3[6] & P3[3];
        64[7] = 63[7] (P3[7] & 63(4]);
assign
        P4[7] = P3[7] & P3[4];
assign
assign GS[0] = G4[0];
assign PS[0] = P4(0];
assign GS[i] = G4[i];
assign PS[1] = P4(1];
assign 65[2] = 64[2];
assign PS[2] = P4[2];
assign GS[3] = GS[3];
        P5[3] = P4[3];
assign
assign 65[4] = 64[4] 1(14[4] &63[0]);
        P5[4] = P4[4] & P46];
assign
assign GS[5] = G4[5] (P45] & G3[1]);
assign PS [5] = P4[5]& P4[1];
ausign 65[6] = 64[6] (P4[6] & 63[2]);
assign PS[6] = P4[6] & P4[2].
```

```
assign G5[1] = G4[1] / (P4[1] & G3[3]);
assign P5[7] = P4[7] & P4[3];
assign c=Gs;

assign sco]= Pilo]^cin;


assign sci]= Pilo]^Cin;

assign scz]= Pilo]^Ccin;
ausign s[3]= P1[3]^([2].
assign 3[4] = P1[4] ^ C[3];
assign s[5] = P1[5]^c[4];
assign s[6] = PI[6] ^C[5];
assign s[7] = P1[7] 1 c[6];
assign Cout = C[1];
end module
module KSA-tb();
reg [7:0] a,b;
reg c-in;
wire [7:0] sum:
wire cout;
KSA dut (.A(a), .B(b), . Cin (c_1n), . S(sum), Cout
           (c-out));
initial begin
a = 81 b 10100101; b = 81 b H110100; cin = 0;
end
end module
```

Apilla

```
module RCA_Pbit (A,B, CIN, SUM, (ARRY);
Input [7:0]A;
input [7:0]B;
input (IN;
output (7:0] SUM;
output CARRY;
wire wi;
RCA_46it RCAI (AC3:0), BC3:0), CIN, SUM (3:0), WI);
RCA_ubit RCA2 (AG:4), B[7:4], WI, SUM[7:4], (ARRY);
endmodule
module cascade-16bit (a, b, cin, sum, cout).
input [is:0] a,b;
input cin;
output (15:0) sum.
output cout;
wire c;
RCA_8bit &ca-1(.A(a[7:0]), .B(b[7:0]), .CIN(cin)
                  · SUM (SUM (7:0]), CARRY (1));
RSA KSa-1 (.A (a [15:8]), .B(b [15:8]), .s (sum [15:0])
               · Cin(c), , Cout (cout));
endmo dule
```

```
module cascade_16bit_tb();
reg [is:0] a,b;
reg cin;
wire [15:0] sum.
wire cout;
cascade_16bit dud (·ala), ·b(b), ·cen(cin), ·sum (sum)
                , cout (cout):
initial begin
un=0;
#10
un=0;
a = 16 billi volololooolo; b = 16 bolooolollilolool;
#10
cin=1:
a=16/p01010101010101); p=16/p1010101010101010);
#10
un=1;
#10
& stop;
end
end module
Result:
Here we observe that instantiation of
lower level modules for the construction
of higher level module is indeed a
powerful concept in HDI.
```



25) Aim:


To develop a 4 bit up-down counter asynchronous verilog model.

Software Used: Xilinx Vivado 2019.1

Theory:

By adding up the ideas of up and nown counters, we can design an asynchronow up I down counters. It can count either ways, up to down or down to up, based on the clock signal input.

The up/down counter is slower than up counter or a down counter, because the enddition propagation delay will get added to the NAND got e network.



```
Code + Test bench:-
module counter_4bit (UD, Clk, reset, a))
input UD;
inpul clk;
input resel;
output [3:0] 9;
reg [3:0] 9=4/60000;
always @ (posedge ak or posedge reset)
if (reset ==1)
   Q <= 4 b0000;
else
   if (u0==1)
     if (a == 4 bill)
        Q (= 4 b0000);
      else
         Q T= 4 60001 +9;
  else if (uD==0)
      if (Q=4160000);
        9 (= 4 bill);
      else
        Q <= Q - 4/60001;
end module
module counter-4bit-tb();
reg ud, Uk, rst;
wire (3:0) 91)
```

```
counter_ubit dut(.UD(ud), . Q(q)), .uk(uk),
.reset(rst));

initial

uk = 1'bo;

always

# 5 Uk = ~uk;

enitial begin

# 0

ud=0; rst=0;

#20;

ud=1; rst=0;


#60.

ud=1; rst=1;

end
```

Result:we have written the verilog code for a 4-bit up-down counter. To check if it is working fine, we wrote the testbench and observed the waveform.

endmodule



0