Behavioural Modelling

Behavioural models In verilog contain procedural statements, which control the simulation and manipulate variables of the data types. These all statements are contained within the procedures. Each of the procedure has an activity flow associated with it.

During simulation of behavioural model, all the flows defined by the 'always' and 'initial' statements start together at simulation time 'zero'. The initial statements are executed once, and the always statements are executed repetively. The 'always' statement, because of its looping nature, is only useful when used in conjunction with some form of timing control.

ad] Aim:-

To design a synchronous up/down counter with async/sync wood and clear in behavioural modelling.

Tools Used: -Xiller Vivado 2019.2


Theory :-


- > In a synchronous counter all the 16 bits change all at once.
- -> The load and clear inputs can be Synchronous or asyncheonous.
- -> Asynchronous load is used to load the inputs with a value that we want at any point irrespective of the edge clock.
- -> Synchronous load is used to load the inputs with a value that we want at a next clock edge.
- -> 98 m=0, then it wunts up.
- -> 18 m=1, then it counts down
- -> Ur is used to clear the input when Ur=1.
- -> 98 dr=0, it doesn't clear

```
Code + Testbench:
 module counter-16 bit (Q, Clk, ar, D, m, e);
 output reg [15:0] 4;
 input Uk, Ur, m, l;
 input [is:a] D;
 always @ (posedge dr, posedge 1, posedge m, nigedge
            clk).
 begin
    if (clr)
        Q <= 16'b0000 _0000_0000 _0000;
    else if (l!=0)
      Q C= D;
   else if (m)
     a(= 9+1)
    else
      Q (= Q-1;
and
endmodule
module counter-16 bit-tb();
reg (is:0) D;
reg clk, clr, m, l;
wire [is:0] Q;
counter-16bit unt (9, clk, clr, D, m, e);
initial
begin
```

```
UK = 1'bo;
  forever # 5 clk = ~ clk;
end
initial
begin
    D = 16 b 0000 - 0000 - 0000 - 0000 ;
   Ur=1'b1; l=1'bo: m=1'bo;
   410
   Ur = 1'60;
  #30
   m= 1'b1;
   #40
   l=1'b1; D=16'b0011-1010-0101-1110;
  #10
   l=1'bo;
   #30
   m=1'b0.
   # 20
   $ stop;
end
end module
```

Conclusion:
We have written the verilog code for a 16-bit counter with sync/async load and clear. We have only obtained the waveform for the testbench and the RTL has been generated.





3e] Aim:

To design a 16-bit universal shift register using behavioural modelling

Tools Used: Xilinx Vivad 2019.2

Theory : --) A universal shift register is used for:

- 1) Serial toserial convertor
- ii) Parallel-to-serial convertor
- iii) serial-to-parallel convertor
- in parallel data transfer
- v) serial-to-serial data transfer
- vi) Meno-controllers sor i/o expansion.
- > It can be used in the 3150, PIPO, SIPO and PISO cases
- -> Depar is used as parallel input en case of parallel in
- a) MSB-in is used as serial input in case of shift right
- -> LSB_in is used as possablel input in cose of parallel in
- > The code and testbench for a 16 bit universal shift register is given in the next page.

```
Code + Testbench:
module register-16 bit 1
input MSB-in, LSB-in, Clk, Ur,
Enput [15:0] D-pour)
 input [1:0]s,
 output reg [15:0] A-pas);
 always @ (negeodge clk, posedge clr)
 begin
    if (ur)
        Aparl= 16 60000 _0000 -0000 _0000;
    else
        begin
            case (s)
            21600: A-par (= A-par;
            2 bo1: A-par Z= [MSB-in, A-par [15:1]];
            2'610: A part= [A-parti4:0], LSB-ing;
            2'b11: A-pax L= D-pax;
           endcose
        end
end
endmodule
module register-16bit-tb();
reg MSBIn, LSB-in, Uk, Ur;
reg [15:0] 12-pan;
reg [1:0] s;
wire [15:0] A-pas;
```

```
register_16bit unt (.MSB-in (MSB-IN), . LSB Lin (LSB-in)
                      · Uk(UK), · Ur (Ur), · D-par (D-par)
                      · s(s), . A-par (A-par));
initial
begin
Uk=1'60;
forever #5 dk = ~ dk;
end
initial
begin
MSB-In = 1'bo; LSB-in=1'bo;
Ur = 1 b1; s = 2 b00; D-pou = 16 b000 - 0000 _0000_0:00;
#10
Ur = 1'bo;
#10
S=2 b11;
#20
MSB-in=1bo; S=2bol;
#10
MSB_in=1b1;
#10
MSB-in = 1'bo;
#10
LSB2in = 1 b1; s=2 b10;
#10
LSB_in=1'bo;
#10
S= 2 600;
#20
```

\$ stop; end endmodule

Conclusion:-

we have written the verilog code for 16bit universal shift register wing behavioural modelling. We have obtained the waveform ey we have obtained the waveform ey expected for the given testbench. RIL expected for the given testbench. RIL expected for the given generated.

