

Aim:-

To build the verilog model for a 4 bit ALU having 16 operations.

Tools Used:-

Vivado Xilinx 2019.2

Theory:-

The ALU performs simple operations as follows:-

Select pin(s)

operation

0000

$A+B$

0001

$A-B$

0010

$A+1$

0011

$A-1$

0100

$B+1$

0101

$B-1$

0110

compare A & B

0111

A and B

1000

A OR B

1001

A XOR B

1010

A XNOR B

1011

Display A

1100

Display A'

1101

Display B

1110

Display B'

1111

-----

### Code + Testbench:-

```
module ALU (A, B, S, Cin, Cout, O);
input [3:0] A, B;
input Cin;
input [3:0] S;
output reg Cout;
output reg [3:0] O;
```

always @ (-S[0] or -S[1] or ~S[2] or ~S[3])

begin

case (S)

4'b0000 : {Cout, O} = A + B + Cin;

4'b0001 : {Cout, O} = A + B - Cin;

4'b0010 : {Cout, O} = A + 1;

4'b0011 : {Cout, O} = A - 1;

4'b0100 : {Cout, O} = B + 1;

4'b0101 : {Cout, O} = B - 1;

4'b0110 : begin

if (A > B)

O = 4'b0000;

else if (A < B)

O = 4'b0001;

else

O = 4'b0010;

Cout = 0;

end

4'b0111 : {Cout, O} = A < B;

4'b1000 : {Cout, O} = A | B;

4'b1001 : {Cout, O} = A ^ B;

4'b1010 : {Cout, O} = ~(A ^ B);

4'b1011 : {Cout, O} = A;

```
4'b1100 : {cout, 0} = ~A;  
4'b1101 : {cout, 0} = B;  
4'b1110 : {cout, 0} = ~B;  
endcase  
end
```



```
module ALU_tb();  
reg [3:0] A, B, S;  
reg cin;  
wire cout;  
wire [3:0] O;  
  
ALU uut (A, B, S, cin, cout, O);  
  
initial begin  
A = 4'b1011; B = 4'b0110; cin = 1'b1;  
S = 4'b0001;  
#10  
S = 4'b0010;  
#10  
S = 4'b0011;  
#10  
S = 4'b0100;  
#10  
S = 4'b0101;  
#10  
S = 4'b0110;  
#10  
S = 4'b0110;  
#10  
S = 4'b0111;
```

```
#10  
S = 4'b1000;  
#10  
S = 4'b1001;  
#10  
S = 4'b1010;  
#10  
S = 4'b1011;  
#10  
S = 4'b1100;  
#10  
S = 4'b1101;  
#10  
S = 4'b1110;  
#10  
S = 4'b1111;  
#10  
$stop;  
end  
endmodule
```

### Result:-

We have implemented the logic of ALU with 16 operations and obtained the correct waveform for the given testbench. The RTL schematic can also be seen in the next page.





### Aim:-

To build the verilog model for the sequence detector (1011) which is both overlapping and non-overlapping in different modes.

### Tools Used:-

Xilinx Vivado 2019.2

### Theory:-

Sequence detector is used to detect a sequence piece in the given binary number. Here we are going to detect the sequence '1011'.

In the overlapping mode, it checks every possible continuous bits for the sequence.

In the non-overlapping mode, it checks first 'n' bits, then the next 'n' bits and so on where n is the size of the sequence.

When  $m=0$ , it is overlapping mode  
when  $m=1$ , it is in non-overlapping mode.

Code + Testbench

```

module seq_dec (A, Q, mode);
    input [7:0] A;
    input mode;
    output reg [7:0] Q;

    integer i;
    always@ (A or ~A or mode or ~mode)
    begin
        Q = 8'b00000000;
        if (mode == 0)
            for (i = 7; i >= 3; i = i - 1)
                begin
                    if (A[i-:4] == 4'b0111)
                        Q[i] = 1'b1;
                    else
                        Q[i] = 1'b0;
                end
            else
                for (i = 7; i >= 3; i = i - 4)
                    begin
                        if (A[i-:4] == 4'b1011)
                            Q[i] = 1'b1;
                        else
                            Q[i] = 1'b0;
                    end
            end
    end
endmodule

```

```

module seq_dec ();
reg [7:0] A;
reg mode;
wire [7:0] Q;

seq_dec uut (A, Q, mode);

initial
begin
A = 8'b1001_0110;
mode = 1'b0;
#10
mode = 1'b1;
#10
A = 8'b1110_1101;
mode = 1'b0;
#10
mode = 1'b1;
#10
A = 8'b1011_0111;
mode = 1'b0;
#10
mode = 1'b1;
#10
$stop;
end
endmodule.

```

### Result:-

We have implemented the code for detecting the sequence '1011' and have also obtained the corresponding RTL. The modes cover both overlapping and non-overlapping.



