Aim :-

To build the verilog model for a 4 bit ALU having 16 operations.

Tools Wed:

Vivado Xilinx 2019-2

Theory :-

The ALV persorms simple operations as

Sollows:

1111

Select pin(s)	operation
0000	A+B
0001	A-B
0010	A+I
0011	A -1
0100	Btl
0101	13-1
0110	compare A & B
0111	A and B
1000	A OR B
1001	A XOR B
1010	A X NOR B
1011	Display A
1100	Dis play A!
1101	Display B
1110	Display B1


```
Code + Testbench:
module ALU (A, B, S, cin, coul, O);
input [3:0] A,B;
inpud cin;
Enput (3:0] S;
output reg cout;
output reg [3:0] 0;
always @ (-Sto) or-Stil or ~Stil or ~Still or ~Still)
begin
case (s)
4'boooo : { cout, 0} = A + B + Cin;
4'booo1 : { cad, o' = A + B - Cin;
4'50010: { Cout, Oy = A+1;
4 bool1: { cond, 0} = A-1;
4160100 : { Cout, 0} = B+1;
4'bo101: { cout, 09 = 13-1;
4 borro : begin
is (A>B)
0=4/60000;
else if (ACB)
0=4/60001;
else
0=4/60010;
(out = 0:
end
4/60111! Elout, 03 = A&B;
4 61000: { Cout, 03 = A1B;
4 121001: 2 cout, 09 = A 1 B;
41 b 1010: { loud, 09 = - (A B);
41 b 1011: { cout, 03 = A;
```

```
4'b 1100 : { Lout, 0} = ~A;
4161101: { cout, 09 = 13;
4 61110: { cout , 04 = ~ B;
end case
end
module ALU-tb();
reg [3:0] A,B,S;
reg Cin;
wire Couts;
wire [3:0] 0;
ALU mut (A,B,S, Cin, Cout (O);
initial begin
A= 4 bloil; B= 4 bollo; Cin=1 b1;
S = 4/ boool;
#10
c=4-160010;
410
S=4/ booll;
#10
s=4 60100;
#10
S= 4/ b0101;
#10
s=4/b0110;
#10
S=4160110;
#10
S= 4 bo 111;
```

```
#10
S= 4b 1000;
#10
S=4/b1001;
#10
S=4161010;
410
S=4161011:
#10
S=4 b1100;
#10
S=4161101'
410
S=4/b1110;
#10
S=4 billi;
#10
& stop;
end
endmodule
```

## Result :-

we have implemented the logic of ALU with 16 operations and obtained the correct waveform for the given testbench. The RIL schematic can also be seen in the next page.



Q

0

Ħŧ

€

へ 恒 切) *信* 4/14/2021

Aim:

To build the verilog model for the sequence detector (1011) which is both overlapping and non-overlapping in different modes.

Tools Used:-Xilinx Vivado 2019.2

Theory:

Sequence detector is used a detect a sequence piece en the give binary number. Here we are going to detect the sequence '1011'.

In the overlapping mode, it checks every possible continuous bits for the sequence.

In the non-overlapping mody, it checks first in bits, then the next in bits and so on where n is the size of the

bequence. When m=0, it is overlapping mode when m=1, it is in non-overlapping mode.

```
lode + Testbench
 module seg-dec (A, Q, mode);
 Enpul (7:0) A;
 input mode;
 output reg [7:0] a;
 Puteger ?;
 always@(A or ~A or mode or ~mode)
 begin
 9 = 8, pooor 0000;
 if (mode = =0)
     for ((=7; i>=3; i=i-1)
     begin
         18 (A[1-14] == 4 bo11)
           alije i bi;
         else
            9 [i] = 1'bo;
    end
else
    Sor (i=7; 1>=3; i=i-4)
    begin
         if (A[i-14] ==4 b1011)
            Q[i] = 1/b1;
         else
             ali] = 1'bo;
    end
end
endmodule
```

```
module Seq-dec ();
reg [7:0] A;
reg mode;
wire [7:0] 9:
Seq-dec unt (A, a, mode);
Fritial
begin
 A=8 b1001-0110;
mode = 1160;
#10
mode = 1'b1;
#10
A=8 6110-1101;
mode = 1'bo;
#10
mode = 1'b1;
#10
A = 8 101011 -0111;
mode = 1'bo;
#10
mode=1'b1;
#10
$ stop;
end
endmodule.
Result:-
```

we have implemented the code for detecting the sequence '1011' and have also obtained the corresponding RTL. The modes cover both overlapping and non-overlapping.

