
Aim:Build the verilog model for a 16-bit
Vedic multiplier

Tools Used:-Xilinx Vivado 2019.2

Theory: -

Vedic multiplier is used to multiply 2 binary numbers and hence this multiplier can cause less power consumption and less delay.

2×2 bit Vedic Multipier is as sollows!



arao and bibo are the numbers to be multiplied.

- → A 4x4 bit Vedic multiplier can be built from 4 2x2 Vedic multipliers and 3 RCA's.
- → Similarly, 8x8 bit vedic multiplier can be built from 4 4x4 vedle multipliers and 3 odder.
- > And again 16x16 bit Vidic multiplier can be built from 4 8x8 Vedic multipliers and 3 adders.

## Code + Testbench: -

module Vedic (A,B,Q); input [is:0] A,B;

output [31:0] Q;

wire [15:0] W1, W2, W3, W4, W5, W6; wire [23:0] W7, W8, W9;

Ved-8bit VI(A[7:0], B[7:0], WI); Ved-8bit V2(A[7:0], B[15:8], W2);

Ved\_8bit V3(A[15:8], B[7:0], W3);

Ved\_8bit V4(A[is:8], B[is:8], W4);

assign WS = {8' 60000\_0000, WICIS:8]};

assign w6 = ws+wz;

ausign w7 = {8 1 6000 -0000, w33.

assign w8= &w4, 8'b000-00003;

assign w9 = w7+w8;

ausign Q[31:8] = W9 + W6;

assign Q (7:0] = WI;


```
endmodule.
module Ved_8 bit (A,B,Q);
Input [7:0] A,B;
output [15:0] q;
wire [7:0] w1, w2, w3, w4, w5, w6;
wire [11:0] w7, w8, w9;
Ved-4bit VI [A[3:0], B[3:0], WI);
Ved-4bit V2(A[3:0], B[7:4], W2);
Ved-4bit V3(A[7:4], B[3:0], W3);
Ved_4bit V4 (A[7:4], B[7:4], W4);
assign ws = 24 boood, w1(7:4) y.
ausign w6 = w5+ w2;
assign w7= {4/60000; w33;
assign w8= fw4, 4'b0000g.
assign 69= 67+68;
assign a lis:4) = W9+w6.
assign Q (3:0) = w1;
endmodule
module Ved-4-bit (A,B,Q);
inpud [3:0] A,B;
output [:0] a;
wise [3:0] (1), 12, 103, 104, 105, 106, 107, 108, 109, cal.
      CA2 , CA3 .
Ved_2bit VI (A[1:0], B[1:0], wi);
Ved-2bit V2 (A[1:0], B[3:2], W2);
```

```
Ved-2bit V3 (A[3:2), B[1:0], W3);
Ved-2bit V4(A[3:2], B[3:2], W4);
assign W6= {1'bo, 1'bo, W1[3], W1[2]}.
RCA-4bit R1(W2, W3, 0, CA1, WS);
RCA-46it R2(WS, W6, O, CAZ, W7);
ausign w8 = { cAI, 1'bo, w7[3], w7[2] };
RCA_4bit R3 (W4, W8, 0, CA3, W9);
assign { 9[1], 9(0] } = w[1:0];
assign {9(3],9(2)}= w7[1:0];
assign {a[1],a[6], a[5], a[4] = w9;
endmodule
module RCA_4bit (a, b, cin, cout, s);
Proput [3:0] a,b;
input cin;
output cout;
output [3:0] S;
wire (3:03 c;
30x (genvar 1=0; (2=3; 1=(+1) begin
    is (i==0) begin
        assign [c[i],s[i]] = a[i] +b[i]+cin;
    end
    else begin
       ausign {c(i],s(i)}= a(i)+b(i)+c(i-i);
    end
assign cout = c[3];
endmodule;
```

```
module Ved_2bit (A,B,P);
input [1:0] A, B;
output [3:0] P;
wire t1, t2, t3, t4;
and ( PCO), ACO), B[0]);
and Iti, A[i], B[o]);
and (t2, A[O], B[I]);
and (t3, A[i], B[i]);
assign {t+, PCi] } = t1+t2;
assign {PC3], P[2]=+++3;
endmodule.
14,300 -
module vedic-tb();
reg as: of A,B;
wire [31:0] Q;
Vedic unt (A,B,Q);
initial
begin
A = 16160000-0000-0000-1100.
B= 16 60000 -0000-0000-1011;
#10
& stop;
end
end module.
Result:
```

we have implemented the lugic for a Vedic

multiplier and obtained Pts RTL schematic.



AIM:-

Build the verilog model for a 1bit Modified Booth's Multiplier

Tools Wed:-Xilin x Vivado 2019-2;

Theory:

Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed. In Booth's modified multiplies, instead of Multiplies bit pair, we take 3 bits for Multiplies bit pair. It is then used to calculate the recoded multiplies following the values:-

0 0 7 0 1 1 7 0 1 1 0 7 -1

First 0 % appended at the LSB and then it is extended with verie equal to the signed bit (multiplier)

Then the bit pair revoded at the ith position is used to calculate the sup multiplication value and they are added to give the end result.

```
Code + Testberch:
module booths-mul(A, B, Q);
input [6:0] A,B;
output reg (13:2) a;
reg [s:0] B-wmp;
reg [13:0] W, WI;
reg [6:0] W2;
integer i,
integer F;
always@(A or ~A or B or ~B)
begin
9 = 14 b0000 - 0000 - 0000 - 0000;
W2 = ~ B;
B-comp = W2 + 1'b1;
B-comp = B-comp (<1;
B-complet B-complet;
for (i=1; ? (=7; 1= ?+2)
begin
   R= 2* (B_comp[i]-B_comp[i+1])+
          (Becomplied - Becomp [i]).
    i8 (B==1)
    begin
       assign w1 = A;
       assign w=w1cc(-1;
       & = & tw.
     end
   if (R==-1)
   begin
       assign WI = A;
       assign w= ~wi+1:
       assign w= w < ci-1;
```

```
Q= Q+w;
    end
    else if (R = -2)
    begin
        WI=A;
        w = ~WI;
         w= wcci-1;
         a = atw;
     end
     else if (R==2)
     begin
         WI= A;
         w= wicci;
         Q=Q+W;
      end
      else
        Q = Q;
end
end
endmodule
module booths-mul-tb U;
reg [6:6] A,B;
wire [3:0] ?;
booths_mul unt (A,B, a);
initial begin
B= 7 6000-1100;
A = 7 bo10 - 1101;
#10
& stop;
```

end endmodule

Result:

we have implemented the code for the modified Booth's multiplier of 7 bits. The waveform consirms that the code is correct. We have also obtained the RIL schematic for the modified Booth's nultiplier.

