

Brussels, FOSDEM 2026

Review of kernel and user-space AI ASICs support on Linux

Jakov Petrina Trnski



January 31st, 2026.

whoami

Jakov Petrina Trnski

- Almost a decade in embedded Linux
- Tried to build a Yocto/Buildroot/OpenWrt competitor
- Networking focused, recent pivot to lower-level Linux hardware enablement

Byte Lab

- Product design company - “From Idea to Market”
- Focusing on embedded: hardware, firmware, and software
- Development-focused company with manufacturing capabilities

Hardware for AI

VPU, GPU, TPU, or NPU: Just an ASIC?

What does training need?

- Backpropagation is still the fundamental algorithm
- GPU good but not optimal, unused 3D graphics blocks on-die
- Jouppi et al. (2023). TPU v4: ... with **Hardware Support for Embeddings**

What does inference need?

- Matrix multiplications or convolutions, apply activation functions, ...

Purpose-specific AI/ML acceleration

- i.e. image, text, sound...

Systolic array vs. meshed compute units

- Fundamental tradeoffs, conditional branching...

TeraOPS vs. TeraFLOPS

- Holy grail >100 TOPS/Watt

AI acceleration timeline




Image credit: alimetrikpoland.medium.com

Google TPU Timeline





Image credit: Google

Tenstorrent Timeline

Core Silicon Roadmap



Software stacks for AI

Software

Training vs inference

- Beefy training, but maybe re-training is not
- Beefy inference, usually cloud
- Local / edge AI is lightweight inference <10 TOPS

Stack

- Kernel hardware support
- User-space APIs, runtimes, and frameworks

Frameworks and routines

- TensorFlow, TFLite / LiteRT, PyTorch, Keras, JAX, LangChain, ONNX...
ad infinitum!

Hardware chooses software for you?

- e.g. airockchip/rknn-toolkit2 and “RKLLM format model”

Linux kernel for AI

Linux kernel for AI

- Is there generic infrastructure for AI like “switchdev” for switching ASICs?
→ There is drivers/accel (CONFIG_DRM_ACCEL):

```
9      if DRM
10
11      menuconfig DRM_ACCEL
12          bool "Compute Acceleration Framework"
13          help
14              Framework for device drivers of compute acceleration devices, such
15              as, but not limited to, Machine-Learning and Deep-Learning
16              acceleration devices.
```

- Usually DRM render-node style interfaces (GPUs/compute)
- Sometimes skipped, direct hardware access (!) e.g TT-Metalium

Kernel Case Study: Google TPUs

- USB accelerators, development boards, PCIe cards
 - Cloud (train) and Edge (infer) TPUs
- GASKET + APEX kernel driver for Coral Edge TPU v1 (deprecated)
 - <https://github.com/google/gasket-driver>
- LiteRT new kid on the block, uses “delegate” mechanism
 - Surprisingly supports Qualcomm, MediaTek, Google, and Apple hardware
 - Vendors probably have to add support

Kernel Case Study: Rockchip SoC

A FOSS

- 2024-06-12 [PATCH 0/9] New DRM accel driver for Rockchip's RKNN NPU
- 2025-07-21 [PATCH **v9** 00/10] New DRM accel driver...
- API for userspace in uapi/drm/rocket_accel.h
- Used by the Rocket userspace driver in Mesa3D

B OEM open API + closed firmware blob

- Code running on the NPU ASIC is basically “firmware blob” and uploaded from user-space, similar to Marvell’s Prestera packet switching ASICs
- Kernel portion is an open interface to the closed application running on NPU
- rk-6.1-rkr5.1/drivers/rknpu

Kernel Case Study: AMD, NVIDIA, Intel...

- Does it even work non-proprietarily, CUDA?
- ROCm part in kernel?
- Intel NPU kernel driver
 - Proprietary closed source firmware blob is uploaded to the NPU
 - <https://github.com/intel/linux-npu-driver>
 - drivers/accel/ivpu & uapi/drm/ivpu_accel.h → /dev/accel/accel0

Kernel Case Study: *et al*

- Tenstorrent “Tensix Processors”

- <https://github.com/tenstorrent/tt-kmd> → /dev/tenstorrent/%d

- Qualcomm

- Hexagon NPU inherits from Hexagon DSP

- drivers/media/platform/msm/npu → /dev/msm_npu (old hardware)

- drivers/char/adsprpc.c → FastRPC (some kind of complex marshalling)

- MediaTek

- Don't confuse with Airoha NPU on which is a Network Processor Unit for... packet acceleration

- Apple “Neural Engine”

- Haha no... reverse engineered by community?

User-space APIs and tooling for AI

Software Case Study: Rockchip SoC

A FOSS

- Mesa3D
 - rocket: Initial commit of a driver for Rockchip's NPU
 - TFLite Delegate “Teflon”

B OEM open API + firmware blob

- RKNN-Toolkit2




Image credit: Rockchip

Software Case Study: Google TPUs

- <https://github.com/google-coral/libedgetpu>
- LiteRT (formerly TensorFlow Lite) for Edge TPUs
 - Actually supports various NPU vendors like Qualcomm, MediaTek, Google, Apple




Image credit: Google


Software Case Study: NVIDIA, AMD, Intel...

NVIDIA CUDA

AMD ROCm

Intel OpenVINO

Fully FOSS AI Stack?



Takeaways




Image credit: XKCD

1

- Extreme fragmentation through the whole stack
 - Can you even “genericize” ASICs?

2

- Vendor-specificness and rare mainlineness
 - Every vendor has their own kernel fork / SDK, even model format

3

- Big difference inference vs. training
 - Local/edge on commodity hardware
 - Closed cloud frameworks for high-performance

What's next?

Per-domain ASICs

- “Language” PUs,
Transformer-optimized,
power, latency, memory,
network interconnects

Per-ASIC community Linux hardware enablement

- Tomeu Vizoso's work on
Rockchip (rocket), VeriSilicon
Vivante NPU (etnaviv)
- 22 Jul 2025 [PATCH **RFC** 0/2]
accel: Add Arm Ethos-U NPU

AIFoundry.org

- AINekko's ET platform
→ Open-source manycore
ASIC platform for parallel
computing acceleration
- ET backends

... and so much more!

Thank you!

Questions?

jakov.petrina@byte-lab.com