
Assembly Language

* Created with contributions by Myrto Papadopoulou and Frank Plavec.


Programming the processor

- Things you'll need to know:
 - Control unit signals to the datapath
 - Machine code instructions
 - Assembly language instructions
 - Programming in assembly language






MIPS Datapath



- So, how do we do the following?
 - Increment the PC to the next instruction position.
 increment PC
 - Store \$t1 + 12 into the PC.
 - Assuming that register \$t3 is storing a valid memory address, fetch the data from that location in memory and store it in \$t5.

Controlling the signals


Need to understand the role of each signal, and what value they need to have in order to perform the given operation.




So, what's the best approach to make this happen?

Basic approach to datapath


- 1. Figure out the data source(s) and destination.
- 2. Determine the path of the data.
- 3. Deduce the signal values that cause this path:
 - a) Start with Read & Write signals (at most one can be high at a time).
 - b) Then, mux signals along the data path.
 - c) Non-essential signals get an X value.




• Given the datapath above, what signals would the control unit turn on and off to increment the program counter by 4?




- Step #1: Determine data source and destination.
 - Program counter provides source,
 - Program counter is also destination.




- Step #2: Determine path for data
 - Operand A for ALU: Program counter
 - Operand B for ALU: Literal value 4
 - Destination path: Through mux, back to PC



- Setting signals for this datapath:
 - Read & Write signals:
 - PCWrite is high, all others are low.



- Setting signals for this datapath:
 - 2. Mux signals:
 - PCSource is 0, Alusrca is 0, Alusrca is 1
 - all others are "don't cares".



- Other signals for this datapath:
 - ALUOp is 001 (from chart on Slide 15 of Processor notes)
 - PCWriteCond is X when PCWrite is 1
 - Otherwise it is 1 except when branching.

Example #1 (final signals)

- PCWrite = 1
- PCWriteCond = X
- \blacksquare IorD = X
- MemRead = 0
- MemWrite = 0
- MemToReg = X
- IRWrite = 0


- PCSource = 0
- ALUOp = 001
- ALUSrcA = 0
- ALUSrcB = 01
- RegWrite = 0
- RegDst = X

When is PC incremented?

- This depends on the implementation.
 - Commonly done during decode stage, since the ALU is idle at that time.
 - Other implementations have a separate adder component just to update the PC.
- Key to remember:
 - Every instruction needs to update PC!
 - Otherwise the processor will always execute the same instruction over and over again...

MIPS datapath - Things to note

- In several spots, multiple inputs (each <32 bits) contribute to a single output. This happens when a 32-bit value is composed through concatenating the smaller components together.
 - Example: jump instructions.
 - 26 bits from instruction are shifted left, and filled out with the leftmost 4 bits from the program counter.



The remaining 26 bits

- The control unit sends these signals to the processor, based on the instruction's opcode.
 - So what is the rest of the instruction used for?
 - > Providing values that the instruction needs.
- Examples:
 - Register operations → instruction provides addresses of source and destination registers.
 - Jump operations

 instruction provides offset to be added to PC to execute jump.
- How are these are encoded in the instruction?

Machine Code Instructions

```
0C 00 00 00 00 00 26 01 8F 00 00 00 00 053 00 65 00 6C 00 65 00 63 00 74 00 20 00 52 00 75 00 6C 00 65 00 00 00 08 00 00 00 00 01 4D 00 53 00
         20 00 53 00 68 00 65 00 6C 00 6C 00 20 00 44 00 6C 00 67 00 00 00 00 00 00 00 00 00 02 00 00 03 01 A1 50 53 00 3A 00 C3 00 36 00 32 25 00 00
         03 00 01 50 0E 00 56 00 41 00 0A 00 4A 26 00 00 FF FF 80 00 26 00 41 00 70 00 70 00 6C 00 79 00
                                                            ...P..V.A...J&..
....&.A.p.p.l.y.
.t.o...a.l.l.._
         000000a0
         00000000
         00 00 01 50 B4 00 7D 00 32 00 0E 00 02 00 00 00 FF FF 80 00 43 00 61 00 6E 00 63 00 65 00 6C 00 00 00 00 00 00 00 00 00 00 50
000000e0
000000f0
00000100
         00000110
00000130
         00000140
00000160
00000170
00000190
000001a0
000001Ь0
000001c0
         000001d0
00000200
         80 08 81 50 0E 00 1B 00
                                   08 01 0E 00 EB 25 00 00
                                  00 00 00 00 00 00 00 00
         00 00 02 50 19 00 61 00 37 00 08 00 6B 26 00 00
         FF FF 82 00 00 00 00 00
```

Intro to Machine Code

- Now that we have a processor, operations are performed by:
 - The instruction register:
 - Sending instruction components to the processor.
 - The control unit:
 - Based on the opcode value (sent from the instruction register), sending a sequence of signals to the rest of the processor.
- Only questions remaining:
 - Where do these instructions come from?
 - How are they provided to the instruction memory?

Assembly language

- Each processor type has its own language for representing 32-bit instructions as user-level code words.
- Example: C = A + B
 - Assume A is stored in \$t1, B in \$t2, C in \$t3.
 - Assembly language instruction:

add \$t3, \$t1, \$t2


Machine code instruction:

Note: There is a 1to-1 mapping for all assembly code and machine code instructions!

<u>000000 01</u>001 01010 01011 XXXXX 100000

Filling in the blanks

 When writing machine code instructions (or interpreting them), we need to know which register values to encode (or decode).



Machine code + registers

- MIPS is register-to-register.
 - Every operation operates on data in registers.
- MIPS provides 32 registers.

convention here

- Several have special values:
 - Register 0 (\$zero): value 0 -- always.
 - Register 1 (sat): reserved for the assembler.
 - Registers 2-3 (\$vo, \$v1): return values
 - Registers 4-7 (\$ao-\$a3): function arguments
 - Registers 8-15, 24-25 (\$to-\$t9): temporaries

is in use for what purposes


- Registers 16-23 (\$so-\$s7): saved temporaries
- Registers 28-31 (\$gp, \$sp, \$fp, \$ra): memory and function support
- Registers 27-28: reserved for OS kernel
- Also three special registers (PC, HI, LO) that are not directly accessible.
 - HI and LO are used in multiplication and division, and have special instructions for accessing them.

Machine code details

- Things to note about machine code:
 - R-type instructions have an opcode of 000000, with a 6-bit function listed at the end.
 - Although we specify "don't care" bits as X values, the assembly language interpreter always assigns them to some value (like 0).
- It's possible to program your processor with machine code, but makes more sense to use an equivalent language that is more natural (for humans, that is).

Reminder: MIPS instruction types


R-type:



I-type:



J-type:



Assembly Language Instructions

```
loop: lw $t3, 0($t0)
    lw $t4, 4($t0)
    add $t2, $t3, $t4
    sw $t2, 8($t0)
    addi $t0, $t0, 4
    addi $t1, $t1, -1
    bgtz $t1, loop
```

Assembler

0x8d0b0000 0x8d0c0004 0x016c5020 0xad0a0008 0x21080004 0x2129ffff 0x1d20fff9

bgtz stl, loop

0x1d20fff9

Assembly language

- Assembly language is the lowest-level language that you'll ever program in.
- Many compilers translate Hardware their high-level program commands into assembly commands, which are then converted into machine code and used by the processor.

Pasca

High-Level Language

Assembly Language

Machine Language

Note: There are multiple types of assembly language, especially for different architectures!

A little about MIPS


MIPS

one instructing at a time

- Short for Microprocessor without Interlocked Pipeline Stages
 - A type of RISC (Reduced Instruction Set Computer) architecture.
- Provides a set of simple and fast instructions
 - Compiler translates instructions into 32-bit instructions for instruction memory.
 - Complex instructions (e.g. multiplication) are built out of simple ones by the compiler and assembler.

MIPS Instructions

- Things to note about MIPS instructions:
 - Instruction are written
 <instr> <parameters>



- Each instruction is written on its own line
- All instructions are 32 bits (4 bytes) long
- Instruction addresses are measured in bytes, starting from the instruction at address 0.
 - Therefore, all instruction addresses are divisible by 4.
- The following tables show the most common MIPS instructions, the syntax for their parameters, and what operation they perform.

Arithmetic instructions

only add can include immediate value, so to say multiply immediate value we add i to 0 and use multiply

| Instruction | Opcode/Function | Syntax | Operation |
|-----------------------|-----------------|----------------------------------|---|
| add | 100000 | \$d, \$s, \$t | \$d = \$s + \$t |
| addu u = unsigned | 100001 | \$d, \$s, \$t | \$d = \$s + \$t |
| i = immediate addi | 001000 | st, ss, i | \$t = \$s + SE(i) |
| addiu | 001001 | = immediate value \$t, \$s, i | \$t = \$s + SE(i) |
| div | 011010 | \$s, \$t | lo = \$s / \$t; hi = \$s % \$t |
| divu | 011011 | \$s, \$t | lo = \$s / \$t; hi = \$s % \$t result put to hi and lo |
| mult | 011000 | \$s, \$t | hi:lo = \$s * \$t |
| multu | 011001 | \$s, \$t | hi:lo = \$s * \$t |
| sub | 100010 | \$d, \$s, \$t | \$d = \$s - \$t |
| subu | 100011 | \$d, \$s, \$t | \$d = \$s - \$t |

Note: "hi" and "lo" refer to the high and low bits referred to in the register slide.

"SE" = "sign extend".

R-type vs I-type arithmetic

R-Type

- add, addu
- div, divu addiu
- mult, multu
- sub, subu

I-Type

- addi

- In general, some instructions are R-type (meaning all operands are registers) and some are I-type (meaning they use an immediate/constant value in their operation).
- Can you recognize which of the following are R-type and I-type instructions?

Logical instructions

| Instruction | Opcode/Function | Syntax | Operation |
|-----------------------|-----------------|--------------------|--------------------|
| and | 100100 | \$d, \$s, \$t | \$d = \$s & \$t |
| andi i = immediate | 001100 | \$t, \$s, i | \$t = \$s & ZE(i) |
| nor | 100111 | \$d, \$s, \$t | \$d = ~(\$s \$t) |
| or | 100101 | \$d, \$s, \$t | \$d = \$s \$t |
| ori | 001101 | \$t, \$s, i | \$t = \$s ZE(i) |
| xor | 100110 | \$d, \$s, \$t | \$d = \$s ^ \$t |
| xori | 001110 | \$t, \$s, i | \$t = \$s ^ ZE(i) |

Note: ZE = zero extend (pad upper bits with 0 value).

Shift instructions

| Instruction | Opcode/Function | Syntax | Operation |
|-------------|-----------------|--------------------------------------|-------------------|
| sll | 000000 | \$ d , \$ t , a | \$d = \$t << a |
| sllv | 000100 | \$d, \$t, \$s | \$d = \$t << \$s |
| sra | 000011 | \$d, \$t, a | \$d = \$t >> a |
| srav | 000111 | \$d, \$t, \$s | \$d = \$t >> \$s |
| srl | 000010 | \$ d , \$ t , a | \$d = \$t >>> a |
| srlv | 000110 | \$d, \$t, \$s | \$d = \$t >>> \$s |

Note: srl = "shift right logical", and sra = "shift right arithmetic".

The "v" denotes a variable number of bits, specified by \$s.

a is a shift amount, and is stored in shamt when encoding the R-type machine code instructions.

a is like a literal number \$s is a variable

Data movement instructions

| | Instruction | Opcode/Function | Syntax | Operation |
|------------------------------|-------------|-----------------|-------------|-----------|
| move from hi move from lo | mfhi | 010000 | \$d | \$d = hi |
| | | 010010 | \$d | \$d = lo |
| move to hi | mthi | 010001 | \$ S | hi = \$s |
| | mtlo | 010011 | \$ S | lo = \$s |

 These are R-type instructions for operating on the HI and LO registers described earlier.

ALU instructions

- Note that for ALU instruction, most are R-type instructions.
 - The six-digit codes in the tables are therefore the function codes (opcodes are 000000).
 - Exceptions are the I-type instructions (addi, andi, ori, etc.)
- Not all R-type instructions have an I-type equivalent.
 - RISC architectures dictate that an operation doesn't need an instruction if it can be performed through multiple existing operations.
 - Example: addi + div divi

Example program

```
$t0 = $t1 + $t2 ==> add $t0, $t1, $t2

$t0 = ($t1)^2 + 3($t2) ==> addi $t0, $zero, 3

mult $t2, $t0

mflo $t0

mult $t1, $t1

mflo $t4

add $t0, $t0, $t4
```

- Fibonacci sequence: assume product of multiplication is in LO only
 - How would you convert this into assembly?
 - (ignoring function arguments, return call for now)

```
int fib(void) {
  int n = 10;
  int f1 = 1, f2 = -1;

while (n != 0) {
    f1 = f1 + f2;
    f2 = f1 - f2;
    n = n - 1;
}
  return f1;
}
```

Assembly code example

Fibonacci sequence in assembly code:


```
# fib.asm
# register usage: $t3=n, $t4=f1, $t5=f2
FIB: addi $t3, $zero, 10 # initialize n=10
     addi $t4, $zero, 1  # initialize f1=1
     addi $t5, $zero, -1 # initialize f2=-1
LOOP: beq $t3, $zero, END \# done loop if n==0
     add $t4, $t4, $t5 # f1 = f1 + f2
     sub $t5, $t4, $t5 # f2 = f1 - f2
     addi $t3, $t3, -1 # n = n - 1
                       # repeat until done
     j LOOP
END: sb $t4, 0($sp)
                        # store result
```

Making an assembly program

- Assembly language programs typically have structure similar to simple Python or C programs:
 - They set aside registers to store data.
 - They have sections of instructions that manipulate this data.
- It is always good to decide at the beginning which registers will be used for what purpose!
 - More on this later ©


Simulating MIPS

aka: QtSpim



QtSpim Simulator

- Link to download:
 - http://spimsimulator.sourceforge.net
- MIPS settings in the simulator:
 - Important to not have delayed branches or delayed loads selected under Settings.



QtSpim - Config. Options

- A couple of things to configure:
 - The numerical representations of registers via the "Registers" menu option (decimal, hex, binary).
 - Whether you view user code and/or kernel code.
 Select Text Segment -> User text.

QtSpim - Quick How To

- Write a MIPS program (similar to the ones posted) in any text editor. Save it with .asm extension.
- In QtSpim select:
 - File -> Reinitialize and load a file
 - Single step through your program while observing (a) the Int Regs window and (b) the text window (user text).
 - As you step through, the highlighted instruction is the one about to be executed.

QtSpim Help => MIPS reference

- QtSpim help (Help -> View Help) contains
 - "Appendix A (Assemblers, Linkers, and the SPIM Simulator)"
 from Patterson and Hennessey, Computer Organization and Design:
 The Hardware/Software Interface, Third Edition
 - Useful reference for MIPS R2000 Assembly Language
 - Look at "Arithmetic and Logical Instructions".
 - We will also add other links to Portal under::
 - Course Materials -> General Course Information -> Textbook Readings

More instructions!



Control flow in assembly

- Not all programs follow a linear set of instructions.
 - Some operations require the code to branch to one section of code or another (if/else).
 - Some require the code to jump back and repeat a section of code again (for/while).
- For this, we have <u>labels</u> on the left-hand side that indicate the points that the program flow might need to jump to.
 - References to these points in the assembly code are resolved at compile time to offset values for the program counter.

Branch instructions

branch on condition

immediate value holds # of instructions between current line and the label

| Instruction | Opcode/Function | Syntax | Operation |
|-------------|-----------------|-----------------|------------------------------|
| beq | 000100 | \$s, \$t, label | if (\$s == \$t) pc += i << 2 |
| bgtz | 000111 | \$s, label | if (\$s > 0) pc += i << 2 |
| blez | 000110 | \$s, label | if (\$s <= 0) pc += i << 2 |
| bne | 000101 | \$s, \$t, label | if (\$s != \$t) pc += i << 2 |

add # of instruction i shift left by 2, i.e x 4, convert to distance in bytes

- Branch operations are key when implementing if statements and while loops.
 4 byte = 32 bit is size of address on 32 bit machine
- The labels are memory locations, assigned to each label at compile time.

Calculating the i value

- i is an offset between the location (memory address) of the current instruction and the target of the branch.
 - Measured in # of instructions (and not # of bytes)
 - The instruction the processor should fetch next is i instructions before this current branch instruction (if i is negative) or i instructions after (if i is positive).
- Depending on the implementation (e.g., which cycle the PC+4 for each instruction takes place), i is computed as:
 - (label location (current PC)) >> 2, or
 - c (label location (current PC + 4)) >> 2

i in simulation

- For this course, we assume i is computed as:
 - (label (current PC)) >> 2
 - Corresponds to the simulator we use for this course (QtSpim) → more on that later.
- Here's a simple program to confirm this!
 - What will i be for beq?
 - In QtSpim, the 16 least significant bits of the machine code instruction are 0000000000000010.

```
Bytes between label and current PC >> 2 ===> 2
```

More on Conditional Branches

- When the branch condition is met, we say the branch is taken.
- When the branch condition is not met, we say the branch is not taken.
 - What is the next PC in this case?
 - It's the usual PC+4
- How far can a processor branch? Are there any constraints?

Jump instructions

does not check condition

assume first 6 bits same after you loaded first 4 bit of PC unchanged since 0xF = 4'b111' the rest of 28 bit is 0

(i<<2) # of instruction converted to # of byte

| Instruction | Opcode/Function | Syntax | Operation |
|-------------|---------------------------------|-------------------------------|--|
| j | 000010 note label is in # of | label | pc = (pc & 0xF0000000) (i << 2) |
| jal | so 26 bit stores at n | nost 28 bit differen label | $\$31 = pc+4;$ pc = (pc & $0 \times F0000000$) (i<<2) |
| jalr) | 001001 | \$5 | $$31 = pc+4; pc = s $16^{8} = 2^{32}$ |
| jr | 001000 | \$5 | pc = \$s |

r -> since address stored in \$s. then can jump to any location

assumption: jump are close to each other, first 6 bit not changed

- jal = "jump and link".
 - Register \$31 (aka \$ra) stores the address that's used when returning from a subroutine (i.e. the next instruction to run).
- Note: jr and jalr are not J-type instructions.

Comparison instructions

| Instruction | Opcode/Function | Syntax | Operation |
|-------------|-----------------|---------------|---------------------|
| slt | 101010 | \$d, \$s, \$t | \$d = (\$s < \$t) |
| sltu | 101001 | \$d, \$s, \$t | \$d = (\$s < \$t) |
| slti | 001010 | \$t, \$s, i | \$t = (\$s < SE(i)) |
| sltiu | 001001 | \$t, \$s, i | \$t = (\$s < SE(i)) |

Note:

Comparison operation stores a one in the destination register if the less-than comparison is true, and stores a zero in that location otherwise. Useful in combination with branch instructions that only depend on one register (e.g., bgtz)

If/Else statements in MIPS

```
if ( i == j )
    i++;
else
    j--;
j += i;
```


- Strategy for if/else statements:
 - Test condition, and jump to if logic block whenever condition is true.
 - Otherwise, perform else logic block, and jump to first line after if logic block.

Translated if/else statements

• Alternately, you can branch on the else condition first:

A trick with if statements

Use flow charts to help you sort out the control flow of the code:



If statement flowcharts

```
beq
            if ( i == j )
                                                   false
             i++;
                                           true
            else
              j--;
                                              if
            j += i;
                                             block
                                  jump
# $t1 = i, $t2 = j
                                             else
                                             block
main: bne $t1, $t2, ELSE
        addi $t1, $t1, 1
        i END
ELSE: addi $t2, $t2, -1
                                              end
        add $t2, $t2, $t1
END:
```

Multiple if conditions

```
if ( i == j || i == k )
    i++ ; // if-body
else
    j-- ; // else-body
j = i + k ;
```

jump to IF if first condition is true
 if not jump to ELSE if second condition is false

Branch statement for each condition:

second OB condition not evaluated if first condition is true

Multiple if conditions

How would this look if the condition changed?

```
if ( i == j && i == k )
    i++ ; // if-body
else
    j-- ; // else-body
j = i + k ;
```

both condition is evaluated, jump to ELSE if not satisfied

Loops in MIPS

Example of a simple loop, in assembly:

...which is the same as saying (in C):

```
int i = 0;
while (i < 100) {
   i++;
}</pre>
```

Loops in MIPS

For loops (such as above) are usually implemented with the following structure:

for loop equivalent to while loop, just with additional update

Loop example in MIPS

```
for ( i=0 ; i<100 ; i++ ) {
    j = j + i;
}
```


This translates to:

while loops are the same, without the initialization and update sections.

Only a few more instructions left!

Interacting with memory

- All of the previous instructions perform operations on registers and immediate values.
 - What about memory?
- All programs must fetch values from memory into registers, operate on them, and then store the values back into memory.
- Memory operations are I-type, with the form:



\$t0 and \$s0 are 2 separate 32 bit register

Loads vs. Stores w.r.t. memory

- Loads are read operations.
 - We load (i.e., read) from memory.
 - We load a value from a memory address into a register.
- Stores are write operations.
 - We store (i.e., write) a data value from a register to a memory address.
 - Store instructions do not have a destination register, and therefore do not write to the register file.

Load & store instructions

u = unsigned => zero extend


i = offset, \$s = register storing addr of memory

| Instruction | Opcode/Function | Syntax | Operation | :1 stands for number of | of byte fetched |
|-------------|--|---------------------|-----------------|----------------------------|-----------------|
| lb | 100000 | \$t, i (\$s) | st = SE (MEM | [\$S + i]:1) | |
| lbu | 100100 | \$t, i (\$s) | st = ZE (MEM | [\$S + i]:1) | |
| lh | 100001 | \$t, i (\$s) | \$t = SE (MEM | [\$S + i]:2) | |
| lhu | 100101 | \$t, i (\$s) | st = ZE (MEM | [\$S + i]:2) | |
| 1 W | is fetched. do not care signed or unsignation 100011 | \$t, i (\$s) | \$t = MEM [\$s | + i]:4 | |
| sb | 101000 | \$t, i (\$s) | MEM [\$s + i]:: | ι = LB (\$t) | |
| sh | 101001 | \$t, i (\$s) | MEM [\$s + i]:2 | 2 = LH (\$t) | |
| SW | 101011 | \$t, i (\$s) | MEM [\$s + i]:2 | ₄ = \$t | |

- "b", "h" and "w" correspond to "byte", "half word" and "word", indicating the length of the data.
- "SE" stands for "sign extend", "ZE" stands for "zero extend".

Memory Instructions in MIPS assembly


Loads & store instructions are I-type instr.



Write them in this format:



Memory Instructions in MIPS assembly



Alignment Requirements

- Misaligned memory accesses result in errors.
 - Word accesses (i.e., addresses specified in a lw or sw instruction) should be word-aligned (divisible by 4).
 - Half-word accesses should only involve half-word aligned addresses (i.e., even addresses).
 - How about byte accesses?
 - No constraints there ©

Little Endian vs. Big Endian

- Let's say we want to read a word (4 bytes) starting from address X.
- How do we assemble these multiple bytes into a larger data-type?
 - What would you do?

Least significant byte

| Address | Byte |
|---------|--------|
| X | Byte A |
| X + 1 | Byte B |
| X + 2 | Byte C |
| X + 3 | Byte D |

Big Endian:

| Byte A | Byte B | Byte C | Byte D | |
|-----------------|--------|--------|--------|--|
| Little Endian: | | | | |
| Little Lifdian. | | | | |
| Byte D | Byte C | Byte B | Byte A | |

Big Endian vs. Little Endian

Big Endian

The most significant byte of the word is stored first (i.e., at address X). The 2nd most significant byte at address X+1 and so on.

Little Endian

The least significant byte of the word is stored first (i.e., at address X). The 2nd least significant byte at address X+1 and so on.

Big Endian Example


0x00000000 0x0000001 0x00000002 0x0000003 0x0000004 0x12 0x0000005 0x34 0x00000006 0xAB 0x00000007 0xCD 0xffffffff 8 bits

#assume \$t0 contains
#0x00000004
sw \$t1, 0(\$t0)


0x1234ABCD

32 bits

Little Endian Example



store from data in register t1 to memory t0



0x1234ABCD

32 bits

MIPS Endianness

- MIPS processors are bi-endian, i.e., they can operate with either big-endian or littleendian byte order
- QtSpim simulator uses the same endianness as the machine it is running on
 - X86 CPUs (like the one in my laptop) are littleendian

A bit more about memory

 The offset value is useful for objects or stack parameters, when multiple values are needed from a given memory location.

 Memory is also used to communicate with outside devices, such as keyboards and monitors.

 Known as memorymapped IO.

Invoked with a trap or syscall function.

It's a trap!

| Instruction | Function | Syntax |
|-------------|----------|--------|
| trap | 011010 | i |

- Trap instructions send system calls to the operating system
 - e.g. interacting with the user, and exiting the program.
- Similar but not quite the same as the syscall command.

| Service | Trap Code | Input/Output |
|--------------------|--------------|---|
| print_int | 1 | \$4 is int to print |
| print_float | 2 | \$f12 is float to print |
| print_double | 3 | \$f12 (with \$f13) is double to print |
| print_string | 4 | \$4 is address of ASCIIZ string to print |
| read_int | 5 | \$2 is int read |
| read_float | 6 | \$f12 is float read |
| read_double | 7 | \$f12 (with \$f13) is doubleread |
| read_string | 8 | \$4 is address of buffer, \$5 is buffer size in bytes |
| sbrk | 9 | \$4 is number of bytes required, \$2 is address of allocated memory |
| exit | 10 | |
| print_byte | 101 | \$4 contains byte to print |
| read_byte | 102 | \$2 contains byte read |
| set_print_inst_on | 103 | |
| set_print_inst_off | 104 | |
| get_print_inst | 105 | \$2 contains current status of printing instructions |

Memory segment syntax

- .data
 - Indicates the start of the data declarations.
- text
 - Indicates the start of the program instructions.
- main:
 - The initial line to run when executing the program.

Data segment syntax

Data storage:

In memory


- At beginning of program, create labels for memory locations that are used to store values.
- Always in form: label type value

```
# create a single integer variable with initial value 3
var1:    .word     3

# create a 2-element character array with elements
# initialized to a and b
array1:    .byte 'a','b'

# allocate 40 consecutive bytes, with uninitialized
# storage. Could be used as a 40-element character array,
# or a 10-element integer array.
array2:    .space     40
```





Pseudo-Instructions

- Pseudo-instructions are there for the convenience of the programmer ©
- The assembler translates them into 1 or more real MIPS assembly instructions.
 - "Real" MIPS instructions have opcodes. Pseudoinstructions do not!
 - The assembler often uses the special sat register (also written as \$1) when mapping pseudoinstructions to MIPS instructions.

* When using Otspim, use the Simple Machine under MIPS preferences (i.e., not the bare machine) and ensure Pseudo-instructions are enabled.

Example: The la pseudo-instruction

la (load address) is a pseudo-instruction written in the format:

dont worry about it

- □ la \$d, label
- loads a register \$d with the memory address that label corresponds to.
- Usually translated by the assembler into the following two MIPS instructions:
 - lui \$at, immediate # load upper immediate
 - The "immediate" respresents the upper 16 bits of the memory address label corresponds to. These bits are loaded in the upper 16 bits of the dest. register. Lowest 16 bits are set to 0.
 - Register \$at (\$1) is the register used by the assembler.

| Instruction | Opcode/Function | Syntax | Operation | | | | |
|-------------|-----------------|--------|---------------|--|--|--|--|
| lui | 001111 | \$t, i | \$t = i << 16 | | | | |

- ori \$d, \$at, immediate2
 - "immediate2" represents the lower 16 bits of the memory address label corresponds to.

Another pseudo-instruction example

- Some branch instructions are pseudoinstructions.
 - bge \$s, \$t, label
 - Branch to label iff \$s >= \$t
 - (comparing register contents).
 - Implemented by using one of comparison instructions followed by beg or bne.
 - slt \$at, \$s, \$t # set \$at to 1 if \$s<\$t</pre>
 - beq \$at, \$zero, label # branch if \$at==0

Recall that the \$at register is reserved for the assembler.


load_store_example.asm

- Practice with loads and stores!
- Note: la is sometimes translated into one instruction instead of two.
 - la \$t1, RESULT1
 - RESULT1 corresponds to address 0x10010000

```
lui $9, 4097
```

- □ la \$t5, RESULT2
 - RESULT2 corresponds to address 0x10010008

```
lui $1, 4097
ori $13, $1, 8
```



Arrays!

```
int A[100], B[100];
for (i=0; i<100; i++) {
    A[i] = B[i] + 1;
}</pre>
```

- Arrays in assembly language:
 - Arrays are stored in consecutive locations in memory.
 - The address of the array is the address of the array's first element.
 - To access element i of an array, use i to calculate an offset distance. Add that offset to the address of the first element to get the address of the ith element.
 - offset = i * the size of a single element
 - To operate on array elements, fetch the array values and store them in registers. Operate on them, then store them back into memory.

2. location of B
3. i
4. location of array element offs
5. content of array

Translating arrays

```
int A[100], B[100];
for (i=0; i<100; i++) {
   A[i] = B[i] + 1;
}</pre>
```

```
.data each 4 byte
 A:
         .space 400 # array of 100 integers
         .word 21:100 # array of 100 integers, all
 B:
                            # initialized to value of 21
         .text
 main: la $t8, A
                                  # $t8 holds address of A
                               # $t9 holds address of B
        la $t9, B
         add $t0, $zero, $zero  # $t0 holds i = 0
         addi $t1, $zero, 100  # $t1 holds 100
 LOOP: bge $t0, $t1, END # branch if !(i<100)
sll $t2, $t0, 2  # $t2 = $t0 * 4 = i * 4 = offset add $t3, $t8, $t2  # $t3 = addr(A) + i*4 = addr(A[i])
        add $t4, $t9, $t2 # $t4 = addr(B) + i*4 = addr(B[i])
oad word to register 1 \text{ w} + 5 \text{ d} = \text{B[i]}
         addi'$t5, $t5, 1 \# $t5 = $t5 + 1 = B[i] + 1
         sw $t5, 0($t3) # A[i] = $t5
 UPDATE: addi $t0, $t0, 1  # i++
         j LOOP
                           # jump to loop condition check
 END:
```

Another translation

```
int A[100], B[100];
for (i=0; i<100; i++) {
    A[i] = B[i] + 1;
}</pre>
```

```
.data
A:
       .space 400
                        # array of 100 integers
        .word 21:100 # array of 100 integers,
B:
                           # all initialized to 21 decimal.
.text
                      # $t8 holds address of A
main: la $t8, A
        la $t9, B
                      # $t9 holds address of B
        add $t0, $zero, $zero # $t0 holds 4*i; initially 0
        addi $t1, $zero, 400 # $t1 holds 100*sizeof(int)
       bge $t0, $t1, END # branch if $t0 >= 400
LOOP:
        add $t3, $t8, $t0  # $t3 holds addr(A[i])
        add $t4, $t9, $t0  # $t4 holds addr (B[i])
        1w $t5, 0($t4) # $t5 = B[i]
        addi $t5, $t5, 1 \# $t5 = B[i] + 1
        sw $t5, 0($t3) # A[i] = $t5
        addi $t0, $t0, 4 # update offset in $t0
        j LOOP
END:
```

Example: A struct program

- How can we figure out the main purpose of this code?
- The sw lines indicate that values in \$t1 are being stored at \$t0, \$t0+4 and \$t0+8.

```
.data
a1:
                  12
         .space
         .text
main:
         addi
                  $t0, $zero, a1
         addi
                  $t1, $zero, 5
                  $t1, 0($t0)
         SW
                  $t1, $zero, 13
         addi
                  $t1, 4($t0)
         SW
                  $t1, $zero, -7
         addi
                  $t1, 8($t0)
         SW
```

- Each previous line sets the value of \$t1\$ to store.
- Therefore, this code stores the values 5, 13 and
 -7 into the struct at location a1.

Struct program with comments

```
.data
a1:
        .space 12
                              # declare 12 bytes
                              # of storage to hold
                              # struct of 3 ints
        .text
main:
       addi
               $t0, $zero a1 # load base address
                              # of struct into
                              # register $t0
               $t1, $zero, 5
                              # $t1 = 5
       addi
               $t1, 0($t0)
                              # first struct
        SW
                              # element set to 5;
                              # indirect addressing
               $t1, $zero, 13
        addi
                              # $t1 = 13
                              # second struct
               $t1, 4($t0)
        SW
                              # element set to 13
        addi $t1, $zero, -7 # $t1 = -7
               $t1, 8($t0)  # third struct
        SW
                                 element set to -7
```

Designing Assembly Code









WWW. PHDCOMICS

Making sense of assembly code

- Assembly language looks intimidating because the programs involve a lot of code.
 - No worse than your CSC108 assignments would look to the untrained eye!
- The key to reading and designing assembly code is recognizing portions of code that represent higher-level operations that you're familiar with.

Example: Array code

• What needs to be done here?

```
int A[100], B[100];
for (i=0; i<100; i++) {
   A[i] = B[i] + 1;
}</pre>
```

- First stage: Initialization
 - Store locations of A[0] and B[0] (in \$t8 and \$t9, for example).
 - Create a value for i (\$t0), and set it to zero.
 - Create a value to store the max value for i, as a stopping condition (in \$t1, in this case).
- Note: Best to initialize all the registers that you'll need at once, even ones that don't have variable names in the original code.

Example: Array code

- Second stage: Main algorithm
 - Fetch source (B[i]).
 - Get the address of B[i] by adding i to the address of B[0] (stored here in \$t3).
 - Load the value of B[i] from that memory address (in \$s4).

```
int A[100], B[100];
for (i=0; i<100; i++) {
   A[i] = B[i] + 1;
}</pre>
```

- Ready destination (A[i]).
 - Same steps as for B[i], but address is stored in \$t4.
- Add 1 to B[i] (storing the result in \$t6).
- Store this new value into A [i].
 - Same as fetching a value from memory, but in reverse.
- Increment i to the next offset value.
- Loop to the beginning if i hasn't reached its max value.

Loop example:

```
int j=0;
for (int i=0; i<50; i++) {
    j += i;
}</pre>
```

```
.data
i:
           .space
j:
           .space
main:
           addi $t0, $zero, i # get addr of i
           addi $t1, $zero, j # get addr of j
           sw \$zero, 0(\$t0) # store 0 in i
           sw $zero, 0($t1) # store 0 in j
           add $t2, $zero, $zero # set reg i=0
           add $t3, $zero, $zero # set reg j=0
           addi $t9, $zero, 50 # end: i==50
loop:
          beq $t2, $t9, end $t==50?
           add $t3, $t3, $t2 # j = j+i
           addi $t2, $t2, 1 # i++
           sw $t2, 0($t0) # store i
           sw \$t3, 0(\$t1) # store j
           i loop
end:
           # do the next thing
```

String function program

```
void strcpy (char x[], char y[]) {
   int i;
   i=0;
   while ((x[i] = y[i]) != `\0')
       i += 1;
   return i;
}
```

- Let's convert this to assembly code!
- Note something new: parameters!
 - Parameters like x and y are passed to functions through the stack.
 - The pointer to the stack is stored in register \$29 (aka \$sp), which is the address of the first empty location on top of the stack.

Converting strcpy()

- Initialization:
 - What values do we need to store?
 - The address of x [0] and y [0]

```
void strcpy (char x[], char y[]) {
   int i;
   i=0;
   while ((x[i] = y[i]) != `\0')
       i += 1;
   return i;
}
```

- The current offset value (i in this case)
- Temporary values for the address of x [i] and y [i]
- The current value being copied from y[i] to x[i].

Converting strcpy()

- Initialization (cont'd):
 - Consider that the locations of x [0] and y [0] are passed in on the stack, we need to fetch those first.
 - Basic code for popping values off the stack:

```
addi $sp, $sp, 4 # move stack pointer one word lw $t0, 0($sp) # pop that word off the stack
```

Basic code for pushing values onto the stack:

```
sw $t0, 0($sp) # push a word onto the stack addi $sp, $sp, -4 # move stack pointer one word
```

Converting strcpy()

Main algorithm:

- What steps do we need to perform?
 - Get the location of x [i] and y [i].

```
void strcpy (char x[], char y[]) {
   int i;
   i=0;
   while ((x[i] = y[i]) != `\0')
       i += 1;
   return i;
}
```

- Fetch a character from y[i] and store it in x[i].
- Jump to the end if the character is the null character.
- Otherwise, increment i and jump to the beginning.
- At the end, push i onto the stack and return to the calling program.

Translated string program

```
addi
                $sp, $sp, 4
                                  # pop x address
strcpy:
                                  # off the stack
                 $a0, 0($sp)
           lw
           addi $sp, $sp, 4
                                 # pop y address
 initialization
           lw $a1, 0($sp)
                               # off the stack
           add $s0, $zero, $zero $s0 = offset i
           add $t1, $s0, $a0 # $t1 = x + i
L1:
           1b $t2, 0($t1) $t2 = x[i]
           add $t3, $s0, $a1 # $t3 = y + i
main algorithm
           sb $t2, 0($t3) # y[i] = $t2
           beq $t2, $zero, L2 \# y[i] = '/0'?
           addi $s0, $s0, 1
                                  # <u>i</u>++
                 L1
                                  # loop
L2:
           sw $s0, 0($sp)
                            # push i onto
           addi $sp, $sp, -4
                               # top of stack
                 $ra
                                  # return
```

Functions in Assembly

We need to calculate the total price The sales tax rate is 8.65 % Your program needs to multiply the purchase price by the tax rate, and then add the results and the price and store them in the total price field.

I need to know:

- What is the op-code to load from memory?
- Where is the purchase price stored in memory?
- What is the op-code to multiply?
 What do I multiply by?
- What is the op-code to add two values?
- What is the op-code to store a value in memory?

- -- Load the purchase price
- -- Multiply by the sales tax
- -- Add result and purchase price -- Store final result in total price



| 68 | Mo | ichi | ne | La | ng | υæ | ge | | - | 0 | 2 |
|-------|------|-----------|-----------|----|----|----|-----|-----------|----|-----------|---|
| BAEF: | | 88 | 82 | 88 | 76 | 82 | | 1C | 74 | 45 | |
| BAEF: | | B3 | 3A | 38 | 5C | FE | 32 | DB | 86 | 10 | |
| BAEF: | 8248 | ES | 39 | EB | 3B | D6 | F2 | AC | E8 | B2 | |
| MAEF: | | E1. | 74 | 89 | AC | 3B | 38 | F1 | 72 | ED | |
| BAEF: | 8268 | 59 | SE | 38 | 5C | FF | 1C | 73 | 95 | E8 | |
| BAEF: | 8278 | 9B | DA | E9 | C9 | D7 | 46 | 81 | BC | 108 | |
| -d | | | | | | | - | - | | - 77 | |
| BAEF: | 8388 | 88 | 3E | Fe | 97 | 81 | 81 | AC | E8 | 58 | |
| BAEF: | 0310 | 81 | 89 | 3E | 32 | 99 | 88 | 89 | 3E | 32 | |
| BAEF: | 8328 | 99 | C6 | 86 | 34 | 99 | 1 D | F8 | 8F | F3 | |
| BAEF: | 8338 | 75 | 18 | 58 | 8A | 12 | 38 | ES | 29 | 81 | |
| BAEF: | 8348 | 58 | 89 | 3E | 32 | 99 | EB | 74 | 86 | E8 | |
| BAEF: | 8358 | 17 | 81 | AC | EB | 78 | ES | CE | ES | 30 | |
| BAEF: | 8368 | 2E | 75 | 89 | PE | | | 3F | | 83 | |
| BAEF: | 8378 | 88 | CF | 82 | 3C | 28 | | | 88 | | |
| | | | | - | | - | | | | | |

Program Entered And Executed As Machine Language

Functions!

- To support functions we need to be able to
 - communicate function arguments and return values
 - We'll use some registers and also the stack for this (stack is part of the memory)
 - store variables local to that function and also ensure functions don't clobber useful data on registers
 - Stack will come to our rescue once more! And calling conventions too ☺
 - return to the calling site (i.e., after the return statement execute the instruction after the one that did the function call)

The programmer's view of memory

0x0000000

Reserved

Code (.text)

Global variables (.data)

Heap

Unallocated

Stack

OS code

 Stack is a part of memory used for function calls etc.

 The stack grows towards smaller (lower) addresses (see arrow).


 The stack uses LIFO (last-in first-out) order. Think of it as a stack of plates.

0x7FFFFFFF

Oxffffffff

The Stack and the Stack Pointer

- A special register, the stack pointer, points to the the <u>last element</u> pushed to the top of the stack.
 - For MIPS the stack pointer is \$29 (\$sp).
 This holds the address of the last element pushed to the top of the stack
 - In other systems \$sp could point to the first empty location on top of the stack.
- We can push data to the stack (which will make the stack grow) and pop data from the stack (which will make it shrink).
- As the stack grows towards smaller addresses there is the risk of going beyond its predefined size and/or overlapping with the heap.
 So we have compiler warning for this kind of illegal operation



Common Calling Conventions

- A reminder about registers:
 - Registers 2-3 (\$vo, \$v1): return values
 - Registers 4-7 (\$ao-\$a₃): function arguments
- If your function has up to 4 arguments, use the \$a0 to \$a3 registers in that order. For more, push them to the stack.
 - First argument in a0, second in a1, and so on.
 - Another convention is to just push all arguments to the stack. On a final exam, we'll tell you what to do.

pull all args from stack, do operation in function, push return values to stack, which is fetched outside of function

Common Calling Conventions

- Caller vs. Callee
 - Caller is the function calling another function.
 - Callee is the function being called.

A function can be both a caller and a callee.

recursion

- Caller-Saved registers
 - Registers 8-15, 24-25 (\$to-\$t9): temporaries
 - Registers that the caller should save to the stack before calling a function. If they don't save them, there is no guarantee the contents of these registers will not be clobbered.
- Callee-Saved registers
 - Registers 16-23 (\$so-\$s7): saved temporaries
 - It is the responsibility of the callee to save these registers if it's going to modify them.

How do we call a function?

- jal FUNCTION_LABEL
 - This happens <u>after</u> we've set the appropriate values to \$ao-\$a3 registers and/or pushed arguments to the stack.

```
...
sum = 3;
function_X(sum);
sum = 5;
```

- jal is a J-Type instruction.
 - It updates register \$31 (\$ra, return address register)
 and also the Program Counter.
 - After it's executed, \$ra contains the address of the instruction after the line that called jal.

How do we return from a function?

- jr \$ra jump back
 - The PC is set to the address in \$ra.

```
...
sum = 3;
function_X(sum);
sum = 5;
```

- But how do we know what's in \$ra?
 - \$\sigma \text{ \ \text{ \text{ \text{ \text{ \text{ \text{ \text{ \text{ \text{ \

```
void function_X (int sum) {
    //do something
    return;
}
```

Function Calls - Cont'd

```
(1) jal FUNCTION X
                           $ra set to PC of the next instruction
   sum = 3;
   function X(sum);
   sum = 5;
                       (4) Execution
                       continues
                                     (2) Execution continues
                       here
                                     from here
void function X (int sum) {
   //do something
                           (3) jr $ra
   return;
```