Reg. No. : <u>2021-EE-052</u> & <u>2021-EE-055</u> Marks Obtained:


Complex Engineering Problem

UART Transmitter: Datapath and Controller

Question 1


Part D

The maximum delay in Implementation is from tx_start of 12.559 ns.



Part E

+	+		+		+		+		+
Site Type		Used	I	Fixed	I	Available	I	Util%	1
+	+		+		+		+		+
Slice LUTs*	1	28	I	0	I	63400	I	0.04	I
LUT as Logic	- 1	28	I	0	I	63400	1	0.04	I
LUT as Memory	- 1	0	I	0	I	19000	I	0.00	I
Slice Registers	1	30	I	0	I	126800	I	0.02	I
Register as Flip	Flop	29	I	0	I	126800	I	0.02	1
Register as Latch	h I	1	I	0	I	126800	I	<0.01	I
F7 Muxes	1	0	I	0	I	31700	I	0.00	I
F8 Muxes	- 1	0	I	0	I	15850	I	0.00	I
+	+		+		+		+		+



Part F

Roll Number	Name	Task
2021-EE-52	Ayesha Ahmad	Designed and Coded Controller
2021-EE-55	Rohiya Shafiq	Designed and Coded Datapath