Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: _____


Lab Manual 8

State Machines: A Read-Modify-Write Circuit

Question 1

Part C

The maximum delay in Implementation is from cnt_reg/C to Seg[7] of 9.521 ns.



Part D

+	-+		+		+		+		+
Site Type	İ	Used			·	Available	•		İ
Slice LUTs*	i	44	ı	0	•	63400	i	0.07	ı
LUT as Logic	1	44	I	0	I	63400	1	0.07	1
LUT as Memory	1	0	I	0	I	19000	I	0.00	١
Slice Registers	1	62	I	0	I	126800	I	0.05	١
Register as Flip Flop	1	61	1	0	I	126800	I	0.05	١
Register as Latch	1	1	1	0	I	126800	I	<0.01	١
F7 Muxes	1	0	I	0	I	31700	I	0.00	١
F8 Muxes	1	0	1	0	I	15850	1	0.00	١
+	-+		+		+		+		+

