
Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: _____

Lab Manual 3

Combinational Circuit Design using Vivado



Question 1

Part A

A	B	C	$O = \overline{C}$	R=P=A+B	Q=AB	$S = \overline{Q}\overline{R}$	$X=O \oplus P$	$Y=P \oplus S$
0	0	0	1	0	0	1	1	1
0	o	1	0	0	0	1	0	1
0	1	0	1	1	0	1	0	0
0	1	1	0	1	0	1	1	0
1	0	0	1	1	0	1	0	0
1	o	1	0	1	0	1	1	0
1	1	0	1	1	1	0	0	1
1	1	1	0	1	1	0	1	1

Part B

The maximum combinational delay is from b to y with a time delay of 6.771ns.

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
4 Path 1	00	3	2	2	b	у	6.771	5.165	1.606	∞	input port clock
Path 2	00	3	2	1	С	X	6.735	5.130	1.606	00	input port clock

Part C

It used 2 LUTs and 5 IOs; 3 of which are for inputs and 2 for outputs.

					Functional Category
	IBUF	ı	3	·	IO
I	OBUF	I	2	I	IO
I	LUT3	I	1	I	LUT
I	LUT2	I	1	I	LUT
+-		+		+	+

Question 2

```
'timescale 1ns / 1ps module task1(output logic x,y, input logic a,b,c ); assign \ x = (a \mid b) \land \sim c; assign \ y = (a \mid b) \land ((a \& b) \sim \& (a \mid b));
```

endmodule