Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: _____

Lab Manual 5


Combinational Circuit: Seven Segments

Display using Latches

Question 1

Part C


The maximum delay in Synthesis is from y to A of 7.722ns.



Part D

The maximum delay in Implementation is from x to D of 11.747 ns.

The path is not the same as in the synthesis report and neither is the max delay.



Part E

+	-+-		+		-+		-+	
Site Type	I	Used	I	Fixed	1	Available	I	Util%
+	-+-		+		-+		-+-	+
Slice LUTs*	1	15	I	0	-	63400	- 1	0.02
LUT as Logic	I	15	1	0	1	63400	1	0.02
LUT as Memory	1	0	I	0	1	19000	1	0.00
Slice Registers	1	16	I	0	1	126800	-1	0.01
Register as Flip Flop	I	0	I	0	1	126800	1	0.00
Register as Latch	I	16	I	0	1	126800	1	0.01
F7 Muxes	1	0	I	0	1	31700	- 1	0.00
F8 Muxes	I	0	1	0	1	15850	1	0.00
+	-+-		+		-+		-+	+
Dir ^1 Ne Package Pin Fixed Bank	1/0	O Std		Vcco	Vref	Drive Strength	Sle	w Type Pull Ty

Name	Dir ^ 1	Ne F	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination
V 🕞 All ports (1	9)											
V 🕞 Scalar	ports (19)											
	IN	J	J15 ×	~	15	LVCMOS33 ▼	3.300				NONE Y	NONE ~
▶ b	IN	L	_16 ~	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
	IN	N	M13 ~	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
d	IN	F	R15 V	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
en	IN	t	J12 ×	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
	IN	U	J11 ×	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
	IN	V	/10 ~	~	14	LVCMOS33 ▼	3.300				NONE ~	NONE ~
✓ A	OUT	Ţ	Γ10 🗸	~	14	LVCMOS33 ▼	3.300		12 ~	SLOW Y	NONE ~	FP_VTT_50 ~
	OUT	J	J17 ×	~	15	LVCMOS33 ▼	3.300		12 ~	SLOW Y	NONE ~	FP_VTT_50 ~
	OUT	J	J18 💙	~	15	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 V
	OUT	T	T9 ×	~	14	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 ~
	OUT	J	J14 ×	~	15	LVCMOS33 ▼	3.300		12 ~	SLOW Y	NONE ~	FP_VTT_50 ~
⊘ B	OUT	F	₹10 ✓	~	14	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 ~
€ C	OUT	H	K16 ~	~	15	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE Y	FP_VTT_50 ~
⊘ D	OUT	H	K13 Y	~	15	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 V
	OUT	H	H15 ~	~	15	LVCMOS33 ▼	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 ~
⊘ E	OUT	F	P15 V	~	14	LVCMOS33 *	3.300		12 ~	SLOW Y	NONE ~	FP_VTT_50 ~
€ F	OUT	Ţ	Г11 У	~	14	LVCMOS33 ▼	3.300		12 ~	SLOW Y	NONE ~	FP_VTT_50 ~
€ G	OUT	L	_18 ~	~	14	LVCMOS33 ~	3.300		12 🗸	SLOW Y	NONE ~	FP_VTT_50 V