
Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No.: <u>2021-EE-052</u> Marks Obtained: _____

Lab Manual 2

Combinational Circuit Simulation



Question 1

Part A

A	В	C	$O = \underline{C}$	R=P=A+B	Q=AB	S=Q̄R̄	Х=О⊕Р	Y=P⊕S
0	0	0	1	0	0	1	1	1
0	0	1	0	0	0	1	0	1
0	1	0	1	1	0	1	0	0
0	1	1	0	1	0	1	1	0
1	0	0	1	1	0	1	0	0
1	0	1	0	1	0	1	1	0
1	1	0	1	1	1	0	0	1
1	1	1	0	1	1	0	1	1

Part B

The errors found in Listing 4 include:

- 1. Line 4: A ';' (semicolon) was used but a ',' (comma) should have been used.
- 2. Line 9: A ';' (semicolon) was missing at the end of the line.
- 3. Line 10: The '&' (AND symbol) was missing between 'c' and ' $(a \land b)$ '.

The errors found in Listing 5 include:

- 1. Line 8: Missing instance name in initiation of module.
- 2. Line 19: Logic a, b, and c are not defined here so it is incorrect. Instead use a1, b1 and c1.
- 3. Line 21: c is used here instead of c1.
- 4. Line 25: b is used here instead of b1.
- 5. Line 31: a is used here instead of a1.
- 6. Line 36: Missing 'end'

Part C

```
Corrected code of Listing 4 is:
```

```
module full adder(
input logic a,
input logic b,
input logic c,
output logic sum,
output logic carry
assign sum = (a \land b) \land c;
assign carry = (a \& b) | (c \& (a \land b));
endmodule
module full adder tb();
```

Corrected code of Listing 5 is:

#10

```
logic a1;
logic b1;
logic c1;
logic sum1;
logic carry1;
full adder UUT(
.a(a1),
.b(b1),
.c(c1),
.sum(sum1),
.carry(carry1)
);
initial
begin
// Provide different combinations of the
inputs to check validity of code
a1 = 0; b1 = 0; c1 = 0;
#10;
a1 = 0; b1 = 0; c1 = 1;
#10;
a1 = 0; b1 = 1; c1 = 0;
#10;
a1 = 0; b1 = 1; c1 = 1;
#10;
a1 = 1; b1 = 0; c1 = 0;
#10;
a1 = 1; b1 = 0; c1 = 1;
#10;
a1 = 1; b1 = 1; c1 = 0;
```

```
a1 = 1; b1 = 1; c1 = 1;
#10;
$stop;
end
endmodule
```

Question 2

System Verilog code of given circuit is:

```
`timescale 1ns/10ps
module task1(output logic x,y,
input logic a,b,c
wire o,p,q,r,s;
not n1(o,c);
or o1(p,a,b);
or o2(r,a,b);
and a1(q,a,b);
nand nal(s,q,r);
xor xo1(x,o,p);
xor xo2(y,p,s);
endmodule
```

Question 3

Test Bench code of given circuit is:

```
`timescale 1ns/10ps
                                                          #period;
module task1 tb;
                                                          a1 = 0; b1 = 1; c1 = 1;
logic a1;
                                                          #period;
logic b1;
                                                          a1 = 1; b1 = 0; c1 = 0;
logic c1;
                                                          #period;
                                                          a1 = 1; b1 = 0; c1 = 1;
logic x1;
logic y1;
                                                          #period;
                                                          a1 = 1; b1 = 1; c1 = 0;
localparam period = 10;
                                                          #period;
task1 UUT(
                                                          a1 = 1; b1 = 1; c1 = 1;
                                                          #period;
.a(a1),
.b(b1),
                                                          $stop;
.c(c1),
                                                          end
.x(x1),
                                                          initial
y(y1)
                                                          begin
);
                                                          /*the following system task will print
initial //initial block executes only once
                                                          out the signal values
                                                          every time they change on the Transcript
begin
// Provide different combinations of the
                                                          Window */
inputs to check validity of code
                                                          $monitor("y=%b, x=%b, a=%b, b=%b,
a1 = 0; b1 = 0; c1 = 0;
                                                          c=\%b'', y1,x1,a1,b1,c1);
#period:
                                                          end
a1 = 0; b1 = 0; c1 = 1;
#period;
                                                          endmodule
```

a1 = 0; b1 = 1; c1 = 0;

Question 4



