Name:	Ayesha Ahmad	EE-272L Digital Systems Design

Reg. No.: <u>2021-EE-052</u>	Marks Obtained:

Lab Manual 4b

Combinational Circuit Design using K-Maps

Question 1

Part A

Select which number to display:

a	b	c	d	Character	Seg.A	Seg.B	Seg.C	Seg. D	Seg.E	Seg.F	Seg.G	DP
0	0	0	0	0	0	0	0	0	0	0	1	1
0	0	0	1	1	1	0	0	1	1	1	1	1
0	0	1	0	2	0	0	1	0	0	1	0	1
0	0	1	1	3	0	0	0	0	1	1	0	1
0	1	0	0	4	1	0	0	1	1	0	0	1
0	1	0	1	5	0	1	0	0	1	0	0	1
0	1	1	0	6	0	1	0	0	0	0	0	1
0	1	1	1	7	0	0	0	1	1	1	1	1
1	0	0	0	8	0	0	0	0	0	0	0	1
1	0	0	1	9	0	0	0	0	1	0	0	1
1	0	1	0	A	0	0	0	1	0	0	0	1
1	0	1	1	В	1	1	0	0	0	0	0	1
1	1	0	0	С	0	1	1	0	0	0	1	1
1	1	0	1	D	1	0	0	0	0	1	0	1
1	1	1	0	Е	0	1	1	0	0	0	0	1
1	1	1	1	F	0	1	1	1	0	0	0	1


Select which 7-segment to display on:

X	у	Z	AN0	AN1	AN2	AN3	AN4	AN5	AN6	AN7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Part B


$A = \overline{a}$	$A = \overline{abc}d + \overline{abc}d + a\overline{bc}d + a\overline{bc}d$					abcd	+ abd	+ acc	l + bc	\overline{d} $C = ab\overline{d} + abc + \overline{abcd}$					
c d a b	00	01	11	10	c d a b	00	01	11	10	c d	00	01	11	10	
00	0	1	0	0	00	0	0	0	0	00	0	0	0	1	
01	1	0	0	0	01	0	1	0	1	01	0	0	0	0	
11	0	1	0	0	11	1	0	1	1	11	1	0	1	1	
10	0	0	1	0	10	0	0	1	0	10	0	0	0	0	
$D = \overline{a}$	ābcd +	⊦ ābc	d + ab	cd+1	ocd	$E = \bar{a}$	1bc + t	ocd +	ād	F =	abcd	+ ābd	+ ābc	+ acd	
c d	00	01	11	10	c d a b	00	01	11	10	c d	00	01	11	10	
00	0	1	0	0	00	0	1	1	0	00	0	1	1	1	
01	1	0	1	0	01	1	1	1	0	01	0	0	1	0	
11	0	0	1	0	11	0	0	0	0	11	0	1	0	0	
10	0	0	0	1	10	0	1	0	0	10	0	0	0	0	
(3 = a l	$\overline{c} + \overline{a}$	bed +a	ab c d	A	N0 =	$\overline{x} \overline{y} \overline{z}$		Aì	$\overline{\mathbf{v}}_{1} = \overline{\mathbf{x}} \overline{\mathbf{y}} \mathbf{z}$		Aì	$\sqrt{2} = \frac{1}{2}$	x y z	
c d	00	01	11	10	z x y	0	1	_	x y	0 1	_	x y	0	1	
00	1	1	0	0	00	1	0		00	0 1		00	0	0	
01	0	0	1	0	01	0	0		01	0 0		01	1	0	
11	1	0	0	0	11	0	0		11	0 0		11	0	0	
10	0	0	0	0	10	0	0		10	0 0		10	0	0	
AN	$\overline{3} = \overline{x}$	Īуz		AN4	$= x \overline{y} \overline{z}$	AN	$\sqrt{5} = \sqrt{5}$	χÿz		AN6 = x	y z	A	N7 =	x y z	
x y	0	1	x	z y	0 1	x y	0	1	_ x	$\frac{z}{y}$ 0	1	x y	0	1	
00	0	0	0	0 0	0 0	00	0	0	(0 00	0	00	0	0	
01	0	1	0	1	0 0	01	0	0	(01 0	0	01	0	0	Ĩ
11	0	0	1	1	0 0	11	0	0]	11 1	0	11	0	1	
10	0	0		0	1 0	10	0	1	1	10 0	0	10	0	0	

Part C



Part D

Vivado only used two-input gates: 44 AND and 17 OR gate. Mine has 33 AND and 7 OR gates with varying number of inputs.



My circuit has the following list of AND gates: 2 two-input, 12 three-input and 12 four-input, and OR gates: 3 three-input and 4 four-input, in the cathode circuit. And 8 three-input AND gates in the anode circuit.

Part E

The maximum delay in Synthesis is from x to a2 of 6.851ns.

Name	Slack ^1	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
4 Path 1	00	3	2	8	X	a2	6.851	5.246	1.606	00	input port clock
Path 2	00	3	2	8	X	a7	6.832	5.227	1.606	00	input port clock
Path 3	∞	3	2	8	X	a3	6.829	5.223	1.606	00	input port clock
4 Path 4	00	3	2	8	Z	a5	6.805	5.200	1.606	∞	input port clock
4 Path 5	∞	3	2	8	Z	a4	6.804	5.198	1.606	00	input port clock
Path 6	00	3	2	7	С	F	6.800	5.194	1.606	∞	input port clock
4 Path 7	00	3	2	8	X	a6	6.797	5.191	1.606	00	input port clock
4 Path 8	00	3	2	7	С	В	6.794	5.189	1.606	00	input port clock
4 Path 9	00	3	2	7	С	Α	6.792	5.186	1.606	00	input port clock
Path 10	00	3	2	8	Z	a1	6.789	5.184	1.606	00	input port clock

<u>Part F</u>
The maximum delay in Implementation is from z to a6 of 12.565 ns.

The path is not the same as in the synthesis report and neither is the max delay.




Part G

F

G

OUT



14 LVCMOS33*

14 LVCMOS33*

14 LVCMOS33* ▼

3.300

12

12

12

SLOW

SLOW

P15

T11

L18