

Name: Ayesha Ahmad & Rohiya Shafiq EE-272L Digital Systems Design

Reg. No. : 2021-EE-052 & 2021-EE-055 Marks Obtained: _____

Complex Engineering Problem

UART Transmitter: Datapath and Controller

Question 1

Part D

The maximum delay in Implementation is from tx_start of 12.559 ns.

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay
Path 1	∞	3	2	4	tx_start	RTS	12.559	5.161	7.398
Path 2	∞	4	3	6	CtRd/cnt_reg[0]_P/C	serial_out	9.012	4.252	4.760
Path 3	∞	2	2	4	tx_start	CtFSM/FSM_o...ent_reg[3]/D	7.383	1.632	5.751
Path 4	∞	2	1	3	en	CtFSM/FSM_o...ent_reg[2]/D	6.870	1.647	5.223
Path 5	∞	2	1	3	en	CtFSM/FSM_o...ent_reg[1]/D	6.844	1.621	5.223
Path 6	∞	2	1	3	en	CtFSM/FSM_o...ent_reg[0]/D	6.310	1.621	4.689
Path 7	∞	2	2	28	rst	CtRd/cnt_reg[0]_P/PRE	4.412	1.606	2.806
Path 8	∞	2	2	28	rst	CtRd/cnt_reg[1]_P/PRE	4.412	1.606	2.806
Path 9	∞	2	2	28	rst	CtRd/cnt_reg[3]_P/PRE	4.412	1.606	2.806
Path 10	∞	2	2	28	rst	CtRd/cnt_reg[2]/CLR	4.009	1.606	2.402

Part E

Site Type	Used	Fixed	Available	Util%
Slice LUTs*	28	0	63400	0.04
LUT as Logic	28	0	63400	0.04
LUT as Memory	0	0	19000	0.00
Slice Registers	30	0	126800	0.02
Register as Flip Flop	29	0	126800	0.02
Register as Latch	1	0	126800	<0.01
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

Tcl Console	Messages	Log	Reports	Design Runs	Utilization	Timing	Package Pins	I/O Ports				
?												
</												

Part F

Roll Number	Name	Task
2021-EE-52	Ayesha Ahmad	Designed and Coded Controller
2021-EE-55	Rohiya Shafiq	Designed and Coded Datapath