Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: \_\_\_\_\_


### Lab Manual 7

## Sequential Circuit Design: News Ticker

# Question 1

### Part B

The maximum delay in Synthesis is from cnt reg[0]/C to Seg[7] of 7.979 ns.



#### Part C

The maximum delay in Implementation is from q\_reg/C to Seg[7] of 11.051 ns.

The path is not the same as in the synthesis report and neither is the max delay.



### Part D

+	+		+			+		+
Site Type	I	Used	I	Fixed	Available	I	Util%	I
+	+		+			+		+
Slice LUTs*	I	152	I	0	63400	I	0.24	I
LUT as Logic	I	152	I	0	63400	I	0.24	I
LUT as Memory	I	0	I	0	19000	I	0.00	I
Slice Registers	I	144	I	0	126800	I	0.11	I
Register as Flip Flop	1	144	I	0	126800	I	0.11	I
Register as Latch	1	0	I	0	126800	I	0.00	I
F7 Muxes	I	4	1	0	31700	I	0.01	I
F8 Muxes	1	0	I	0	15850	I	0.00	I
+	-+		+			+-		+

