Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: _____


Lab Manual 6

Sequential Circuit Design

Question 1

Part C


The maximum delay in Synthesis is from sel[1] to out8 7Seg[7] of 8.793ns.



Part D

The maximum delay in Implementation is from wr to out8_7Seg[7] of 13.871 ns.

The path is not the same as in the synthesis report and neither is the max delay.



Part E

Site Type	i	Used	i	Fixed	i		i	Util%	1
Slice LUTs* LUT as Logic	1	50 50	1	0	1	63400 63400 19000	1	0.08 0.08 0.00	1
LUT as Memory Slice Registers Register as Flip Flop	I	53 53	I	0	1	126800 126800	1	0.04	1
Register as Latch F7 Muxes F8 Muxes	I	0 4 0	1	0	1	126800 31700 15850	1	0.00 0.01 0.00	1
+	-+-		+		+		+		+

O Ports											
Q ₹ ♦ 吨 +											
Name	Direction ^1	Neg Diff Pair	Package Pin		Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	
All ports (26)											
✓ Scalar ports (3)											
	IN		E3	~	✓	35	LVCMOS33*	3.300			
	IN		H6	~	✓	35	LVCMOS33*	3.300			
wr	IN		T13	~	✓	14	LVCMOS33*	3.300			
∨ 🦫 num (4)	IN				✓	(Multiple)	LVCMOS33*	3.300			
▶ num[3]	IN		R15	~	✓	14	LVCMOS33*	3.300			
▶ num[2]	IN		M13	~	✓	14	LVCMOS33*	3.300			
num[1]	IN		L16	~	✓	14	LVCMOS33*	3.300			
▶ num[0]	IN		J15	~	✓	15	LVCMOS33*	3.300			
y Sel (3)	IN				✓	14	LVCMOS33*	3.300			
Sel[2]	IN		V10	~	✓	14	LVCMOS33*	3.300			
Sel[1]	IN		U11	~	✓	14	LVCMOS33*	3.300			
Sel[0]	IN		U12	~	✓	14	LVCMOS33*	3.300			
out8_7Seg (8)	OUT				✓	(Multiple)	LVCMOS33*	3.300		12	
out8_7Seg[7]	OUT		T10	~	✓	14	LVCMOS33*	3.300		12	
out8_7Seg[6]	OUT		R10	~	✓	14	LVCMOS33*	3.300		12	
out8_7Seg[5]	OUT		K16	~	✓	15	LVCMOS33*	3.300		12	
out8_7Seg[4]	OUT		K13	~	✓	15	LVCMOS33*	3.300		12	
out8_7Seg[3]	OUT		P15	~	✓	14	LVCMOS33*	3.300		12	
out8_7Seg[2]	OUT		T11	~	✓	14	LVCMOS33*	3.300		12	
out8_7Seg[1]	OUT		L18	~	✓	14	LVCMOS33*	3.300		12	
out8_7Seg[0]	OUT		H15	~	✓	15	LVCMOS33*	3.300		12	
✓ ✓ out8_Anodes (8)	OUT				✓	(Multiple)	LVCMOS33*	3.300		12	
out8_Anodes[7]	OUT		U13	~	✓	14	LVCMOS33*	3.300		12	
√ out8_Anodes[6]	OUT		K2	~	✓	35	LVCMOS33*	3.300		12	
out8_Anodes[5]	OUT		T14	~	✓	14	LVCMOS33*	3.300		12	
✓ out8_Anodes[4]	OUT		P14	~	✓	14	LVCMOS33*	3.300		12	
✓ out8_Anodes[3]	OUT		J14	~	✓	15	LVCMOS33*	3.300		12	
out8_Anodes[2]	OUT		T9	~	✓	14	LVCMOS33*	3.300		12	
out8_Anodes[1]	OUT		J18	~	✓	15	LVCMOS33*	3.300		12	
✓ out8_Anodes[0]	OUT		J17	~	•	15	LVCMOS33*	3.300		12	