Name: Ayesha Ahmad EE-272L Digital Systems Design

Reg. No. : <u>2021-EE-052</u> Marks Obtained: _____

Lab Manual 3


Combinational Circuit Design using KMaps


Question 1

Part A

A_1	A_0	B_1	B_0	Relation	R	G	В	Colors
0	0	0	0	a = b	1	0	1	Purple
0	0	0	1	a < b	1	1	0	Yellow
0	0	1	0	a < b	1	1	0	Yellow
0	0	1	1	a < b	1	1	0	Yellow
0	1	0	0	a > b	0	1	1	Cyan
0	1	0	1	a = b	1	0	1	Purple
0	1	1	0	a < b	1	1	0	Yellow
0	1	1	1	a < b	1	1	0	Yellow
1	0	0	0	a > b	0	1	1	Cyan
1	0	0	1	a > b	0	1	1	Cyan
1	0	1	0	a = b	1	0	1	Purple
1	0	1	1	a < b	1	1	0	Yellow
1	1	0	0	a > b	0	1	1	Cyan
1	1	0	1	a > b	0	1	1	Cyan
1	1	1	0	a > b	0	1	1	Cyan
1	1	1	1	a = b	1	0	1	Purple

Part B






$$R = \overline{A}_1 \overline{A}_0 + B_1 B_0 + \overline{A}_1 B_0 + \overline{A}_1 B_1 + \overline{A}_0 B_1$$

$$G=A_0\overline{B}_0+A_1\overline{B}_1+\overline{A}_0B_0+\overline{A}_1B_1$$

$$B=A_1A_0+\overline{B}_1\overline{B}_0+A_0\overline{B_1}+A_1\overline{B_1}+A_1\overline{B_0}$$

Part C




Part D

They are similar except that Vivado only used two-input gates.

Vivado used 12 two-input AND gates and 11 two-input OR gates.

My circuit has 12 two-input AND gates, 2 five-input OR gates and 1 four-input OR gate.



Part E

The maximum combinational delay is from b1 to b with a time delay of 6.782ns.

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	∞	3	2	3	b1	b	6.782	5.177	1.606	∞	input port clock
4 Path 2	00	3	2	3	b1	r	6.754	5.149	1.606	∞	input port clock
Path 3	00	3	2	3	b1	g	6.736	5.130	1.606	00	input port clock

Part F



1	Site Type					Available				1. Slice Logic								
ı	Bonded IOB	i	7	•	0			3.33										
I	Bonded IPADs	1	0	1	0	1 2	2	0.00	1	+	+-		+	-+		+-		+
I	PHY_CONTROL	1	0	1	0	1 6	5 1	0.00	1	Site Type	1	Used	Fixed	I A	vailable	ı	Utila	£
1	PHASER_REF	1	0	1	0	1	5 1	0.00	1	+	+-		+	-+		+-		+
I	OUT_FIFO	1	0	I	0	1 24	1	0.00	1	Slice LUTs*	1	2	1 0	1	63400	ı	<0.01	1 1
I	IN_FIFO	1	0	1	0	1 24	1	0.00	1	LUT as Logic	i	2		i	63400			
I	IDELAYCTRL	1	0	1	0	1 6	5 1	0.00	1	LUT as Memory	i	0			19000			
I	IBUFDS	1	0	I	0	1 202	2	0.00	1	Slice Registers	i	0		i	126800		0.00	
I	PHASER_OUT/PHASER_OUT_PHY	1	0	1	0	1 24	1	0.00	1	Register as Flip Flop	÷	0			126800		0.00	
I	PHASER_IN/PHASER_IN_PHY	1	0	1	0	1 24	1	0.00	1									
I	IDELAYE2/IDELAYE2_FINEDELAY	1	0	1	0	300	1	0.00	1	Register as Latch	!	0		1	126800		0.00	
I	ILOGIC	1	0	I	0	210	1	0.00	1	F7 Muxes	1	0		•	31700		0.00	
ı	OLOGIC	1	0	1	0	210) [0.00	1	F8 Muxes	1	0		•	15850	•	0.00	