Scoreboard

Static Scheduling and Dynamic Scheduling

- Compiler techniques for scheduling the instructions: Static Scheduling
- Hardware schemes: Dynamic Scheduling
- Why hardware at run time?
 - Works when we don't know real dependence at compile time
 - Keep compiler simpler
 - Compiled code for one machine runs well on another
- Allow instructions behind stall to proceed
 - Enables out-of-order execution -> out-of-order completion


Scoreboard: a bookkeeping technique

- Out-of-order execution divides ID stage:
 - 1. Issue—decode instructions, check for structural hazards
 - 2. Read operands—wait until no data hazards, then read operands
- Scoreboards date to CDC6600 in 1963
- Instructions execute whenever not dependent on previous instructions and no hazards.
- CDC 6600: In order issue, out-of-order execution, outof-order commit (or completion)
 - No forwarding!
 - Imprecise interrupt/exception model

Scoreboard Implications

- Out-of-order completion => WAR, WAW hazards
- Solutions for WAR:
 - Stall writeback until registers have been read
 - Read registers only during Read Operands stage
- Solution for WAW:
 - Detect hazard and stall issue of new instruction until other instruction completes
- No register renaming!
- Need to have multiple instructions in execution phase => multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies between instructions that have already issued.
- Scoreboard replaces ID, EX, WB with 4 stages

Scoreboard Architecture



Four Stages of Scoreboard Control

- Issue—decode instructions & check for structural hazards (ID1)
 - Instructions issued in program order (for hazard checking)
 - Don't issue if structural hazard
 - Don't issue if instruction is output dependent on any previously issued but uncompleted instruction (no WAW hazards)
- Read operands—wait until no data hazards, then read operands (ID2)
 - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data.
 - No forwarding of data in this model

Four Stages of Scoreboard Control

- Execution—operate on operands (EX)
 - The functional unit begins execution upon receiving operands.
 When the result is ready, it notifies the scoreboard that it has completed execution.
- Write result—finish execution (WB)
 - Stall until no WAR hazards with previous instructions:

```
Example: DIVD F0,F2,F4
ADDD F10,F0,F8
SUBD F8,F8,F14
```

CDC 6600 scoreboard would stall SUBD until ADDD reads operands

Note

A completing instruction cannot be allowed to write its results when:

- There is an instruction that has not read its operands that precedes the completing instruction, and
- One of the operands is the same register as the result of the completing instruction

No forwarding

The operands of an instructions are read only when both operands are available

Three Parts of the Scoreboard

Instruction status:
 Which of 4 steps the instruction is in

 Functional unit status:—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy: Indicates whether the unit is busy or not

Op: Operation to perform in the unit (e.g., + or –)

Fi: Destination register

Fj,Fk: Source-register numbers

Qj,Qk: Functional units producing source registers Fj, Fk

Rj,Rk: Flags indicating when Fj, Fk are ready

 Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

Scoreboard Example


```
Instruction status:
                               Read Exec Write
   Instruction
                         Issue Oper Comp Result
                34 + R2
   LD
            F6
                45+ R3
   LD
            F2
   MULTD
           F0
                F2
                    F4
   SUBD
            F8
                F6
                    F2
   DIVD
            F10
                F0
                    F6
                F8
   ADDD
            F6
                    F2
Functional unit status:
                                             SI
                                                   S2
                                      dest
                                                         FU
                                                               FU
                                                                     Fj?
                                                                            Fk?
                                       Fi
                         Busy
                                             Fj
                                                   Fk
                                                         Q_j
                                                               Qk
                                                                      Rj
                                                                            Rk
                                Op
            Time Name
                 Integer
                          No
                 Mult1
                          No
                 Mult2
                          No
                 Add
                          No
                Divide
                          No
```





Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not Result(D)	Busy(FU) \leftarrow yes; $Op(FU)\leftarrow$ op; $Fi(FU)\leftarrow$ `D'; $Fj(FU)\leftarrow$ `S1'; $Fk(FU)\leftarrow$ `S2'; $Qj\leftarrow$ Result('S1'); $Qk\leftarrow$ Result(`S2'); $Rj\leftarrow$ not Qj ; $Rk\leftarrow$ not Qk ; Result('D') \leftarrow FU;
Read operands	Rj and Rk	Rj \leftarrow No; Rk \leftarrow No; Qj \leftarrow 0; Qk \leftarrow 0
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f)≠Fi(FU) or Rk(f)=No))	\forall f(if Qj(f)=FU then Rj(f) \leftarrow Yes); \forall f(if Qk(f)=FU then Rk(f) \leftarrow Yes); Result(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow No









Instruction status: Read Exec Write Issu Oper Comp Result Instruction k34 + R2LD F6 45 + R3LD F2 **MULTD** F₀ F2 F4 **SUBD** F8 F6 F2 DIVD F10 F₀ F6 **ADDD** F6 F8 F2

Functional unit status:

Time Name
Integer
Mult1
Mult2
Add
Divide

Fj? SI *S*2 FUdest FUFiBusy FjFkQkRjQjOpYes Load F6 **R**2 No No No

Register result status:

Clock

FU

No

No

F0 F2 F4 F6 F8 F10 F12 ... F30

Integer

Issue 2nd LD?



Fk?

Rk

No

Instruction status: Exec Write Reac Comp Result Issue Opei Instruction k34 + R2LD F6 3 1 45 + R3LD F2 **MULTD** F₀ F2 F4 **SUBD** F8 F6 F2 **DIVD** F10 F₀ F6 **ADDD** F6 F8 F2

Functional unit status:

S1 *S*2 FUFj? dest FUFk? FiBusy FjFkRjRk Q_j QkTime Name OpInteger Yes Load F6 **R**2 No No Mult1 No Mult2 No Add No Divide No


Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30


The second of the se

Issue MULT?





Functional unit status:



S1

*S*2

FU

FU


Register result status:

dest

Fk?

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:



Register result status:

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

No

Functional unit status: S1 *S*2 dest FUFUFj? Fk? FiBusy FkQkRjRkOpTime Name Integer -Yes-Load---F2-R3 No No-Mult1 Yes Mult F0 F2 F4 Integer 0 No Yes Mult2 No Add No

Register result status:

Divide

In	struction	n sta	tus:			Read	Exec	Write
	Instructio	n	j	k	Issue	Oper	Comp	Result
	LD	F6	34+	R2	1	2	3	4
	LD	F2	45+	R3	5	6	7	
	MULTD	F0	F2	F4	6			
	SUBD	F8	F6	F2	7			
	DIVD	F10	F0	F6				
	ADDD	F6	F8	F2				

Functional unit status.						FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R 3			No	No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2 👝	N								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	No								

Register result status:

Read multiply operands?



Scoreboard Example: Cycle 8a (First half of clock cycle)

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3			No	No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU	Mult1	Integer			Add	Divide			



Scoreboard Example: Cycle 8b (Second half of clock cycle)

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	Yes	Mult	F0	F2	F4			Yes	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	FU Mult1				Add	Divide			

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9		
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:				dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name		Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	Integer	No								
Note	10 Mult1	Yes	Mult	F0	F2	F4			No	No
Remaining	Mult2	No								
3	2 Add	Yes	Sub	F8	F6	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

9 FU Mult1 Add Divide

- Read operands for MULT & SUB?
- Issue ADDD?



Write

Instruction stat			Read	Exec	
Instruction	j	k	Issue	Oper	Comp

msuucuo	11	J	ĸ
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

Functional unit status:

ime	Name
	Integer
9	Mult1
	Mult2
1	Add
	Divide

FU

•			aest	SI	32	FU	FU	FJ?	FK!
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Sub	F8	F6	F2			No	No
	Yes	Div	F10	F0	F6	Mult1		No	Yes

 ΓIII

Register result status:

 F0
 F2
 F4
 F6
 F8
 F10
 F12
 ...
 F30

 Mult1
 Add Divide



 $\mathbf{L}:2$

 ΓIII

E1. 2

Instr	uction	status:
IIIII	uciton	siains.

Instruction	j	k	
LD	F6	34+	R2

Read	Exec	Write
NEUL	LAKEL	VVILLE

T	Issue	Oper	Comp	Result
2	1	2	3	4
3	5	6	7	8
ŀ	6	9		

11

Functional unit status:

Time	Name
	Integer
8	Mult1
	Mult2
0	Add
	Divide

١.			aest	SI	52	FU	FU	FJ!	FK!	
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	No]
	Yes	Mult	F0	F2	F4			No	No	
	No									
	Yes	Sub	F8	F6	F2			No	No	
	Yes	Div	F10	F0	F6	Mult1		No	Yes	

Register result status:

F0	F2	F4	F6	F8
Jul+1				۸ ۵.





Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

No

Yes

Functional unit status:	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
7 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								

F10

F0

Div

Register result status:

Read operands for DIVD?

Add

Divide



No

Mult1

F6

Yes

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13			

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
6 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:			dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FO	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10 F12	•••	F30
14	FU Mult1			Add		Divide		

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:			dest	SI	S2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
4 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
1 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10 F12	•••	F30
15	FU Mult1			Add		Divide		



Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
3 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
0 Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Instruct	ion sta	tus:			Read	Exec	Write
Instruc	ction	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	D F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

WAR Hazard!

Functional unit status: SI *S*2 FUFUFj? Fk? dest FiFjFkQkRjRkBusy OpTime Name No Integer 2 Mult1 Yes **Mult** F0 F4 No No Mult2 No F8 Add Yes Add F6 No TNU F10 Divide Div F₀ Yes F6 Yes Multi INO

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 $\overline{}$ T7 Mult1 Add Divide

Why not write result of ADDD???



Instructio	on sta	tus:			Read	Exec	Write
Instructi	on	\dot{j}	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Instruction	on sta	tus:			Read	Exec	Write
Instruct	ion	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTE	F0	F2	F4	6	9	19	
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:		dest	<i>S1</i>	S2	FU	FU	Fj?	Fk?	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
0 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock	FO	<i>F</i> 2	F4	<i>F6</i>	F8	F10 F12	•••	F30
19	FU Mult1			Add		Divide		



Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

F2 F10 F12 Clock F0*F4 F6* F8 *F30* FU**20** Add Divide

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

e control secretis.			acsi	$\mathcal{D}_{\mathbf{I}}$	52	10	1 0	1 J.	1 10.	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	Yes	Add	F6	F8	F2			No	No	
Divide	Yes	Div	F10	FO	F6			No	No	

FII

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
21 FU Add Divide

dest

· WAR Hazard is now gone...



Fk?

Inst	ruction	i sta	tus:			Read	Exec	Write
I	nstruction	ı	j	k	Issue	Oper	Comp	Result
L	.D	F6	34+	R2	1	2	3	4
I	.D	F2	45+	R3	5	6	7	8
N	MULTD	F0	F2	F4	6	9	19	20
S	SUBD	F8	F6	F2	7	9	11	12
Γ	OIVD	F10	F0	F 6	8	21		
A	ADDD	F6	F8	F2	13	14	16	22

Functional unit status:	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
39 Divide	Yes	Div	F10	F0	F6			No	No

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
22 FU Divide

Faster than light computation (skip a couple of cycles)

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

· ······ sterrist	•		crest	~ -	~ -			- j ·		
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
0 Divide	Yes	Div	F10	F0	F6			No	No	

SI

S2

FU

FU

Fi?

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
61 FU Divide

dest

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

S2

FU FU

Fj?


Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 F2 F4

dest

Review: Scoreboard Example: Cycle 62



Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

*S*2

FU

FU

Fi?

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest

· In-order issue; out-of-order execute & commit



Limitations of CDC 6600 Scoreboard

- No forwarding hardware
- Limited to instructions in basic block (small window)
- Limited to the number of scoreboard entries
- Limited to the number of functional units (structural hazards), especially integer/load store units
- Do not issue on structural hazards
- Wait for WAR hazards
- Prevent WAW hazards

Summary

- Increasingly powerful (and complex) dynamic mechanism for detecting and resolving hazards
 - In-order pipeline, in-order op-fetch with register reservations, in-order issue with scoreboard
 - Allow later instructions to proceed around ones that are stalled
 - Facilitate multiple issue
- Compiler techniques make it easier for HW to find the ILP
 - Reduces the impact of more sophisticated organization
 - Requires a larger architected namespace
 - Easier for more structured code