



PHASE 1 COMPUTER ARCHITECTURE PROJECT



Name	Code
Abdelrahman Wissam Abdelrahman Elbana	91240450
Ahmed Mahmoud Kamal	91240129
Seif Atef Mousa Mohamed	91240378
Seif Hesham AbdelMonem	91240379

NOVEMBER 30, 2025
Computer Engineering Cairo University

Instruction Bits

Instruction	Instruction Bits						
NOP	31	27	26	Unused			0
HLT	31	27	26	Unused			0
SETC	31	27	26	Unused			100 3 2 0
NOT Rdst	31	27	26	Rdst 24 23	Unused		001 3 2 0
INC Rdst	31	27	26	Rdst 24 23	Unused		010 3 2 0
MOV Rsrc,Rdst	31	27	26	Rdst 24 23	Rsrc 21 20	Unused 3 2	011 0
MOVS Rsrc,Rdst	31	27	26	Rdst 24 23	Rsrc 21 20	Unused 3 2	011 0
SWAP Rsrc,Rdst	31	27	26	Rdst 24 23	Rsrc 21 20	Unused 3 2	011 0
ADD Rdst, Rsrc1, Rsrc2	31	27	26	Rdst 24 23	Rsrc1 21 20	Rsrc2 18 17 Unused 3 2	000 0
SUB Rdst, Rsrc1, Rsrc2	31	27	26	Rdst 24 23	Rsrc1 21 20	Rsrc2 18 17 Unused 3 2	101 0
AND Rdst, Rsrc1, Rsrc2	31	27	26	Rdst 24 23	Rsrc1 21 20	Rsrc2 18 17 Unused 3 2	110 0

Instruction	Instruction Bits																																																																															
OUT Rsrc1	<table><tr><td colspan="2">00011</td><td colspan="2">Unused</td><td colspan="2">Rsrc1</td><td colspan="8">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td>21</td><td>20</td><td colspan="10">0</td></tr></table>																00011		Unused		Rsrc1		Unused								31	27	26	24	23	21	20	0																																										
00011		Unused		Rsrc1		Unused																																																																										
31	27	26	24	23	21	20	0																																																																									
IN Rdst	<table><tr><td colspan="2">00100</td><td colspan="2">Rdst</td><td colspan="10">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td colspan="12">0</td></tr></table>																00100		Rdst		Unused										31	27	26	24	23	0																																												
00100		Rdst		Unused																																																																												
31	27	26	24	23	0																																																																											
IADD Rdst, Rsrc, Imm	<table><tr><td colspan="2">01001</td><td colspan="2">Rdst</td><td colspan="2">Rsrc</td><td colspan="8">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td>21</td><td>20</td><td colspan="10">0</td></tr><tr><td colspan="16">Immediate</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																01001		Rdst		Rsrc		Unused								31	27	26	24	23	21	20	0										Immediate																31	0															
01001		Rdst		Rsrc		Unused																																																																										
31	27	26	24	23	21	20	0																																																																									
Immediate																																																																																
31	0																																																																															
LDM Rdst, Imm	<table><tr><td colspan="2">01010</td><td colspan="2">Rdst</td><td colspan="10">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td colspan="12">0</td></tr><tr><td colspan="16">Immediate</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																01010		Rdst		Unused										31	27	26	24	23	0												Immediate																31	0															
01010		Rdst		Unused																																																																												
31	27	26	24	23	0																																																																											
Immediate																																																																																
31	0																																																																															
LDD Rdst, offset(Rsrc)	<table><tr><td colspan="2">10011</td><td colspan="2">Rdst</td><td colspan="2">Rsrc</td><td colspan="8">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td>21</td><td>20</td><td colspan="10">0</td></tr><tr><td colspan="16">Offset</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																10011		Rdst		Rsrc		Unused								31	27	26	24	23	21	20	0										Offset																31	0															
10011		Rdst		Rsrc		Unused																																																																										
31	27	26	24	23	21	20	0																																																																									
Offset																																																																																
31	0																																																																															
STD Rsrc2, offset(Rsrc1)	<table><tr><td colspan="2">10100</td><td colspan="2">Unused</td><td colspan="2">Rsrc1</td><td colspan="2">Rsrc2</td><td colspan="6">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td>24</td><td>23</td><td>21</td><td>20</td><td>18</td><td>17</td><td colspan="8">0</td></tr><tr><td colspan="16">Offset</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																10100		Unused		Rsrc1		Rsrc2		Unused						31	27	26	24	23	21	20	18	17	0								Offset																31	0															
10100		Unused		Rsrc1		Rsrc2		Unused																																																																								
31	27	26	24	23	21	20	18	17	0																																																																							
Offset																																																																																
31	0																																																																															
JZ Imm	<table><tr><td colspan="2">01011</td><td colspan="14">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td colspan="13">0</td></tr><tr><td colspan="16">Immediate</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																01011		Unused														31	27	26	0													Immediate																31	0														
01011		Unused																																																																														
31	27	26	0																																																																													
Immediate																																																																																
31	0																																																																															
JN Imm	<table><tr><td colspan="2">01100</td><td colspan="14">Unused</td></tr><tr><td>31</td><td>27</td><td>26</td><td colspan="13">0</td></tr><tr><td colspan="16">Immediate</td></tr><tr><td>31</td><td colspan="15">0</td></tr></table>																01100		Unused														31	27	26	0													Immediate																31	0														
01100		Unused																																																																														
31	27	26	0																																																																													
Immediate																																																																																
31	0																																																																															

Instruction	Instruction Bits
JC Imm	<div><div>01101</div><div>Unused</div><div>3127260</div><div>Immediate</div><div>310</div></div>
JMP Imm	<div><div>01110</div><div>Unused</div><div>3127260</div><div>Immediate</div><div>310</div></div>
CALL Imm	<div><div>01111</div><div>Unused</div><div>3127260</div><div>Immediate</div><div>310</div></div>
RET	<div><div>10000</div><div>Unused</div><div>3127260</div></div>
INT index	<div><div>10001</div><div>Unused</div><div>i</div><div>31272610</div></div>
RTI	<div><div>10010</div><div>Unused</div><div>3127260</div></div>
PUSH Rsrc2	<div><div>00110</div><div>Unused</div><div>Rsrc2</div><div>Unused</div><div>312726212018170</div></div>
POP Rdst	<div><div>00111</div><div>Rdst</div><div>Unused</div><div>31272624230</div></div>

Pipeline Register Details

IF/ID Register:

- Immediate = 32 bits
- PC = 32 bits
- Instruction = 32 bits
- Total = 96 bits

ID/EX Register:

- WB = 2 bits (*Control Signals*)
- M = 2 bits (*Control Signals*)
- EX = 8 bits (*Control Signals*)
- PC = 32 bits
- ReadData1 = 32 bits
- ReadData2 = 32 bits
- Immediate/Offset = 32 bits
- Rsrc1 = 3 bits
- Rsrc2 = 3 bits
- Rdst = 3 bits
- Funct = 3 bits
- Total = 159 bits

EX/MEM Register:

- PC = 32 bits
- ALUResult = 32 bits
- StoreData = 32 bits
- CCR/Flags = 3 bits
- WB = 2 bits (*Control Signals*)
- M = 9 bits (*Control Signals*)
- Total = 113 bits

MEM/WB Register:

- WriteAddr = 3 bits
- MEMResult = 32 bits
- ALUResult = 32 bits
- WB = 3 bits (*Control Signals*)
- Total = 70 bits

Pipeline Hazards

Static Branch Prediction

- Static branch prediction is not taken

Hazards

Hazard Type	Solution
Memory Hazard	Memory to ALU forwarding
Execution Hazard	ALU to ALU forwarding
Load Use Hazard	Stall
Conditional Jump followed by Unconditional Jump	Priority to Conditional Jump & flush younger instructions
Unconditional Jump & Call & Interrupt	Flushing younger instructions after instructions reaches execute stage
Interrupt needs to store PC to the stack & load Interrupt vector table address to PC	Use a separate FSM to handle loading the Interrupt table Address to the PC whenever memory is free
Fetch and memory operation at the same time	Send EX/MEM MEMOp signal to control unit to stop fetch and prioritize memory operation. MEM/WB MEMOp is passed to HDU to flush duplicated instruction in the IF/ID Register that resulted from stalling.
SWAP Instruction	Split into 2 MOV instructions with the second one being a special MOVs that disables ALU to ALU forwarding
32-bit Immediate	Immediate is loaded over two cycles while stalling the pipeline
OutPort forwarding	Placing OutPort in EX stage and taking Rsrc1 after the forwarding Mux
Unconditional Jump decision	Taken in EX stage to have access to latest CCR/Flags
InPort forwarding	Place right after EX/MEM Register to allow ALU to ALU forwarding
Conditional Jump followed by HLT	No stalling caused by HLT as Hazard detection unit gives priority to Unconditional Jump
RET & RTI	IF/ID is stalled by HDU until EX/MEM RET/RTI signal is received by HDU, Pipeline is flushed

Schematic Design

Instruction		Control Signals																							
/	ALUsrc	OutOp	InOp	MemReadg	RegWrite	RET	RTI	StackOpType[1:0]	PCWrite	MemOp	MemRead	MemWrite	SWINT	JMP/Call	Imm32	SWP	PCWrite	#IFIDEN	ID/EXEN	EX/MEMEN	MEM/WBEN	ALUOp[1:0]	JMPType[1:0]	MOV5	HLT
NOP	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	0	0
HLT	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	1	0	0	0	0	00	00	0	1
SETC	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
NOT Rdst	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
INC Rdst	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
OUT Rsrc1	0	1	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	0	0
IN Rdst	0	0	1	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	00	00	0	0
MOV Rsrc, Rdst	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
SWAP Rsrc, Rdst	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	1	0	0	0	0	0	11	00	0	0
ADD Rdst, Rsrc1, Rsrc2	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
SUB Rdst, Rsrc1, Rsrc2	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
AND Rdst, Rsrc1, Rsrc2	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0
IADD Rdst, Rsrc, Imm	1	0	0	0	1	0	0	00	0	0	0	0	0	0	1	0	1	0	1	1	1	11	00	0	0
PUSH Rsrc	0	0	0	0	0	0	0	10	0	1	0	1	0	0	0	0	0	0	0	0	0	01	00	0	0
POP Rdst	0	0	0	1	1	0	0	11	0	0	1	0	0	0	0	0	0	0	0	0	0	00	00	0	0
LDM Rdst, Imm	1	0	0	0	1	0	0	00	0	0	0	0	0	0	1	0	1	0	1	1	1	01	00	0	0
LDD Rdst, offset(Rsrc1)	1	0	0	1	1	0	0	00	0	1	1	0	0	0	1	0	1	0	1	1	1	11	00	0	0
STD Rsrc2, offset(Rsrc1)	1	0	0	0	0	0	0	00	0	1	0	1	0	0	1	0	1	0	1	1	1	11	00	0	0
JZ Imm	0	0	0	0	0	0	0	00	0	0	0	0	0	0	1	0	1	0	1	1	1	00	01	0	0
JN Imm	0	0	0	0	0	0	0	00	0	0	0	0	0	0	1	0	1	0	1	1	1	00	10	0	0
JC Imm	0	0	0	0	0	0	0	00	0	0	0	0	0	0	1	0	1	0	1	1	1	00	11	0	0
JMP Imm	0	0	0	0	0	0	0	00	0	0	0	0	0	1	1	0	1	1	1	1	1	00	00	0	0
CALL Imm	0	0	0	0	0	0	0	10	1	1	0	1	0	1	0	1	1	1	1	1	1	01	00	0	0
RET	0	0	0	0	0	1	0	11	0	1	1	0	0	0	0	0	0	0	0	0	0	00	00	0	0
INT index	0	0	0	0	0	0	0	10	1	0	0	0	1	0	0	0	0	0	0	0	0	00	00	0	0
RTI	0	0	0	0	0	1	1	11	0	1	1	0	0	0	0	0	0	0	0	0	0	00	00	0	0
MOVS Rsrc, Rdst	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	0	11	00	1	0

