




Cairo University Faculty of Engineering
Computer Engineering Department



PHASE 1 COMPUTER ARCHITECTURE PROJECT



Name	Code
Abdelrahman Wissam Abdelrahman Elbana	91240450
Ahmed Mahmoud Kamal	91240129
Seif Atef Mousa Mohamed	91240378
Seif Hesham AbdelMonem	91240379

NOVEMBER 30, 2025
Computer Engineering Cairo University

Instruction Bits

Instruction	Instruction Bits															
NOP	00000		Unused													
		31	27 26								0					
HLT	00001		Unused													
		31	27 26								0					
SETC	00010		Unused													
		31	27 26								3 2	0				
NOT Rdst	00010		Rdst		Unused											
		31	27 26	24 23							3 2	0				
INC Rdst	00010		Rdst		Unused											
		31	27 26	24 23							3 2	0				
MOV Rsrc, Rdst	00010		Rdst		Rsrc		Unused									
		31	27 26	24 23	21 20						3 2	0				
MOVS Rsrc, Rdst	01000		Rdst		Rsrc		Unused									
		31	27 26	24 23	21 20						3 2	0				
SWAP Rsrc, Rdst	11111		Rdst		Rsrc		Unused									
		31	27 26	24 23	21 20						3 2	0				
ADD Rdst, Rsrc1, Rsrc2	00010		Rdst		Rsrc1		Rsrc2		Unused		000					
		31	27 26	24 23	21 20	18 17			3 2	0						
SUB Rdst, Rsrc1, Rsrc2	00010		Rdst		Rsrc1		Rsrc2		Unused		101					
		31	27 26	24 23	21 20	18 17			3 2	0						
AND Rdst, Rsrc1, Rsrc2	00010		Rdst		Rsrc1		Rsrc2		Unused		110					
		31	27 26	24 23	21 20	18 17			3 2	0						

Instruction	Instruction Bits																						
OUT Rsrc1	<table border="1"> <tr> <td>00011</td> <td>Unused</td> <td>Rsrc1</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td>21 20</td> <td></td> </tr> </table>	00011	Unused	Rsrc1	Unused	0	31	27 26	24 23	21 20													
00011	Unused	Rsrc1	Unused	0																			
31	27 26	24 23	21 20																				
IN Rdst	<table border="1"> <tr> <td>00100</td> <td>Rdst</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td></td> </tr> </table>	00100	Rdst	Unused	0	31	27 26	24 23															
00100	Rdst	Unused	0																				
31	27 26	24 23																					
IADD Rdst, Rsrc, Imm	<table border="1"> <tr> <td>01001</td> <td>Rdst</td> <td>Rsrc</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td>21 20</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td>Immediate</td> <td>0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>31</td> </tr> </table>	01001	Rdst	Rsrc	Unused	0	31	27 26	24 23	21 20					Immediate	0					31		
01001	Rdst	Rsrc	Unused	0																			
31	27 26	24 23	21 20																				
			Immediate	0																			
				31																			
LDM Rdst, Imm	<table border="1"> <tr> <td>01010</td> <td>Rdst</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td></td> </tr> <tr> <td></td> <td></td> <td>Immediate</td> <td>0</td> </tr> <tr> <td></td> <td></td> <td></td> <td>31</td> </tr> </table>	01010	Rdst	Unused	0	31	27 26	24 23				Immediate	0				31						
01010	Rdst	Unused	0																				
31	27 26	24 23																					
		Immediate	0																				
			31																				
LDD Rdst, offset(Rsrc)	<table border="1"> <tr> <td>10011</td> <td>Rdst</td> <td>Rsrc</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td>21 20</td> <td></td> </tr> <tr> <td></td> <td></td> <td>Offset</td> <td>0</td> </tr> <tr> <td></td> <td></td> <td></td> <td>31</td> </tr> </table>	10011	Rdst	Rsrc	Unused	0	31	27 26	24 23	21 20				Offset	0				31				
10011	Rdst	Rsrc	Unused	0																			
31	27 26	24 23	21 20																				
		Offset	0																				
			31																				
STD Rsrc2, offset(Rsrc1)	<table border="1"> <tr> <td>10100</td> <td>Unused</td> <td>Rsrc1</td> <td>Rsrc2</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td>24 23</td> <td>21 20</td> <td>18 17</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td>Offset</td> <td>0</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>31</td> </tr> </table>	10100	Unused	Rsrc1	Rsrc2	Unused	0	31	27 26	24 23	21 20	18 17					Offset	0					31
10100	Unused	Rsrc1	Rsrc2	Unused	0																		
31	27 26	24 23	21 20	18 17																			
			Offset	0																			
				31																			
JZ Imm	<table border="1"> <tr> <td>01011</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td></td> </tr> <tr> <td></td> <td></td> <td>Immediate</td> </tr> <tr> <td></td> <td></td> <td>0</td> </tr> </table>	01011	Unused	0	31	27 26				Immediate			0										
01011	Unused	0																					
31	27 26																						
		Immediate																					
		0																					
JN Imm	<table border="1"> <tr> <td>01100</td> <td>Unused</td> <td>0</td> </tr> <tr> <td>31</td> <td>27 26</td> <td></td> </tr> <tr> <td></td> <td></td> <td>Immediate</td> </tr> <tr> <td></td> <td></td> <td>0</td> </tr> </table>	01100	Unused	0	31	27 26				Immediate			0										
01100	Unused	0																					
31	27 26																						
		Immediate																					
		0																					

Instruction

Instruction Bits

	Instruction Bits			
JC Imm	01101		Unused	0
	31	27 26	Immediate	0
	31			0
JMP Imm	01110		Unused	0
	31	27 26	Immediate	0
	31			0
CALL Imm	01111		Unused	0
	31	27 26	Immediate	0
	31			0
RET	10000		Unused	0
	31	27 26		
INT index	10001		Unused	i
	31	27 26		1 0
RTI	10010		Unused	0
	31	27 26		
PUSH Rsrc2	00110	Unused	Rsrc2	Unused
	31	27 26	21 20	18 17
				0
POP Rdst	00111	Rdst	Unused	
	31	27 26	24 23	
				0

Pipeline Register Details

IF/ID Register:

- Immediate = 32 bits
- PC = 32 bits
- Instruction = 32 bits
- Total = 96 bits

ID/EX Register:

- WB = 2 bits (*Control Signals*)
- M = 2 bits (*Control Signals*)
- EX = 8 bits (*Control Signals*)
- PC = 32 bits
- ReadData1 = 32 bits
- ReadData2 = 32 bits
- Immediate/Offset = 32 bits
- Rsrc1 = 3 bits
- Rsrc2 = 3 bits
- Rdst = 3 bits
- Funct = 3 bits
- Total = 159 bits

EX/MEM Register:

- PC = 32 bits
- ALUResult = 32 bits
- StoreData = 32 bits
- CCR/Flags = 3 bits
- WB = 2 bits (*Control Signals*)
- M = 9 bits (*Control Signals*)
- Total = 113 bits

MEM/WB Register:

- WriteAddr = 3 bits
- MEMResult = 32 bits
- ALUResult = 32 bits
- WB = 3 bits (*Control Signals*)
- Total = 70 bits

Pipeline Hazards

Static Branch Prediction

- Static branch prediction is not taken

Hazards

Hazard Type	Solution
Memory Hazard	Memory to ALU forwarding
Execution Hazard	ALU to ALU forwarding
Load Use Hazard	Stall
Conditional Jump followed by Unconditional Jump	Priority to Conditional Jump & flush younger instructions
Unconditional Jump & Call & Interrupt	Flushing younger instructions after instructions reaches execute stage
Interrupt needs to store PC to the stack & load Interrupt vector table address to PC	Use a separate FSM to handle loading the Interrupt table Address to the PC whenever memory is free
Fetch and memory operation at the same time	Send EX/MEM MEMOp signal to control unit to stop fetch and prioritize memory operation. MEM/WB MEMOp is passed to HDU to flush duplicated instruction in the IF>ID Register that resulted from stalling.
SWAP Instruction	Split into 2 MOV instructions with the second one being a special MOVS that disables ALU to ALU forwarding
32-bit Immediate	Immediate is loaded over two cycles while stalling the pipeline
OutPort forwarding	Placing OutPort in EX stage and taking Rsrc1 after the forwarding Mux
Unconditional Jump decision	Taken in EX stage to have access to latest CCR/Flags
InPort forwarding	Place right after EX/MEM Register to allow ALU to ALU forwarding
Conditional Jump followed by HLT	No stalling caused by HLT as Hazard detection unit gives priority to Unconditional Jump
RET & RTI	IF>ID is stalled by HDU until EX/MEM RET/RTI signal is received by HDU, Pipeline is flushed

Schematic Design

Instruction		Control Signals																								
/	J	ALUSrc	OutOp	InOp	MemtoReg	RegWrite	RET	RTI	StackOpType[1:0]	PCStore	MemOp	MemRead	MemWrite	SWINT	JMP/Call	Imm32	SWP	PCWrite	If/ID EN	ID/EX EN	EX/MEM EN	MEM/WB EN	ALUOp[1:0]	JMPType[1:0]	MOVS	HLT
NOP	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	00	00	0	0	
HLT	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	1	0	0	0	0	00	00	0	1	
SETC	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
NOT Rdst	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
INC Rdst	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
OUT Rsrc1	0	1	0	0	0	0	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
IN Reg	0	0	1	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	00	00	0	0	
MOV Rsrc, Rdst	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
SWAP Rsrc, Rdst	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	1	0	0	0	11	00	0	0	
ADD Rdst, Rsrc1, Rsrc2	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
SUB Rdst,Rsrc1, Rsrc2	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
AND Rdst, Rsrc1, Rsrc2	0	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	0	0	0	0	0	11	00	0	0	
IADD Rdst, Rsrc,Imm	1	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	1	0	1	1	1	11	00	0	0	
PUSH Rsrc	0	0	0	0	0	0	0	0	00	10	0	1	0	1	0	0	0	0	0	0	0	01	00	0	0	
POP Rsrc	0	0	0	0	0	1	1	0	00	11	0	0	1	0	0	0	0	0	0	0	0	00	00	0	0	
LDR Rdst, Imm	1	0	0	0	0	1	0	0	00	0	0	0	0	0	0	0	1	0	1	1	1	01	00	0	0	
LDD Rdst, offset(Rsrc1)	1	0	0	0	1	1	0	0	00	0	1	1	0	0	0	1	0	1	1	1	1	11	00	0	0	
STD Rsrc2, offset(Rsrc1)	1	0	0	0	0	0	0	0	00	0	1	0	1	0	0	1	0	1	1	1	1	11	00	0	0	
IZ Imm	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	1	0	1	1	1	00	01	0	0	
JN Imm	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	1	0	1	1	1	00	10	0	0	
JC Imm	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	0	1	0	1	1	1	00	11	0	0	
JMP Imm	0	0	0	0	0	0	0	0	00	0	0	0	0	0	0	1	1	0	1	1	1	00	00	0	0	
CALL Imm	0	0	0	0	0	0	0	0	00	10	1	1	0	1	0	1	1	0	1	1	1	01	00	0	0	
RET	0	0	0	0	0	0	0	0	11	0	0	1	0	0	0	0	0	0	0	0	0	00	00	0	0	
INT Index	0	0	0	0	0	0	0	0	10	1	0	0	0	1	0	0	0	0	0	0	0	00	00	0	0	
RTI	0	0	0	0	0	0	0	1	11	0	1	1	0	0	0	0	0	0	0	0	0	00	00	0	0	
MOVS Rsrc, Rdst	0	1	0	0	0	1	0	0	00	1	0	0	0	0	0	0	0	0	0	0	0	11	00	1	0	

