

Mips instructions

JALR instruction

Jump and link register

Description:

- (JALR) is mips instruction
- same as the **jr(jump register)** instruction, except that the return

address is loaded into a specified register (*or \$ra if not specified*)

Format:

- Operation code (op code) : 000000 (R-type)
- Funct : 001001 (9)

Jump and link register

`jalr rs, rd`

0	rs	0	rd	0	9
6	5	5	5	5	6

Working principle

Unconditionally jump to the instruction whose address is in register rs.

Save the address of the next instruction in register rd (which defaults to 31).

This instruction performs a normal jump but we need to save the return address during the jump

This returned address (pc+4) is saved to register \$ra(31)

We added a signal called link to perform this instruction

We added three muses (controlled by the signal link)

First mux to put (pc + 4) in the result signal.

second mux to make \$ra the destination register (write result in \$ ra)


third mux to jump register (pc =rs);

Modifications:

- We modified 2 things:
- Datapath modifying
- Main decoder modifying

Data path modification

- *Modifying on diagram :*



Data path modification

- *Modifying on code :*

```
flop_r #(32) pcreg(clk, reset, pcnext, pc);

adder pcadd1(pc, 32'b100, pcplus4); //normal +4

sl2 immsh(signimm, signimmsh); //jumb

adder pcadd2(pcplus4, signimmsh, pcbranch); //branch or jumb

//half
    signext se2(result_T[15:0], half_result_extended); //extend sign
//mux after the halfword
mux2 #(32) halfmux(result_T, half_result_extended, half, hw_dataMemoryOutput);
// one byte
signex #(24,8) se3(result_T[7:0], one_byte_result_sign_extended);
//mux after the one byte word
mux2 #(32) ob_mux(hw_dataMemoryOutput,
    one_byte_result_sign_extended,
    b,
    bresult);
mux2 #(32) jal_resmux(bfresult, pcplus4, link, result); // Mux 1

mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);
mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
    instr[25:0], 2'b00}, jump, pcnextj);
mux2 #(32) pcjrmux(pcnextj, srca, jr, pcnext); // Mux 3

regfile rf(clk, regwrite, instr[25:21], instr[20:16],
    writereg, result, srca, writedata);


mux2 #(5) wrmux(instr[20:16], instr[15:11],
    regdst, outwrite);
mux2 #(5) linkmux(outwrite, 5'b11111, link, writereg); // Mux 2
// mux2 #(32) resmux(aluout, readdata, memtoreg, result_T);
mux4 #(32) resmux(aluout, readdata, {24'b0, readdata[7:0]}, {32'bx}, {1bu, memtoreg}, result_T); //hey....:) from mux 2 to 4 and zer

signext se(instr[15:0], signimm); //extend sign

logic [31:0] extimm;
logic [31:0] zeroimm;
extnext ex(instr[15:0], zeroimm);
// ALU logic
```

Main decoder modification

- We add another funct code to determine *j**alr* instruction :



The screenshot shows a Verilog IDE with a project explorer on the left and a code editor on the right. The project explorer lists various files, including `maindec.v`. The code editor displays the `maindec` module, which is a decoder for a processor. The module has inputs `op` (5 bits) and `funct` (10 bits), and outputs for various instructions like `memwrite`, `branch`, `aluop`, `jump`, `jr`, `ne`, `half`, `b`, `lbu`, and `link`. The module also has a `controls` output (18 bits). The code defines a `controls` signal and assigns it based on the `op` and `funct` inputs. A green box highlights the new code added to handle the `j``alr` instruction, which is a 32-bit instruction with `op == 0` and `funct == 6'b001001`. The `controls` signal is assigned to `19'b11000000010000000001` for the `j``alr` instruction. The `jalr` instruction is also handled by the same code block. The code editor shows the following code:

```
1 module maindec(input logic [5:0] op,funct,
2 output logic memtoreg, [1:0]memwrite,
3 output logic branch,
4 output logic [1:0] alusrc,
5 output logic regdst, regwrite,
6 output logic jump,jr,
7 output logic ne,
8 output logic half,
9 output logic b,
10 output logic [3:0] aluop,
11 output logic lbu, link);
12
13 logic [18:0] controls;
14
15 assign {regwrite, regdst, alusrc, branch, memwrite,
16 memtoreg, jump,jr, aluop, ne, half, b, lbu, link} = controls;
17
18
19 always_comb
20 if((op == 0) && (funct==6'b001000)) begin
21 controls <= 19'b01000000010000000000; // jr
22 end
23
24 else if((op == 0) && (funct==6'b001001)) begin
25 controls <= 19'b11000000010000000001; // jalr
26 end
27
28 else
29 begin
30 case(op)
31 6'b000000: controls <= 19'b11000000000111000000; // RTYPE
32 6'b100011: controls <= 19'b10010001000000000000; // LW
33 6'b101011: controls <= 19'b00010010000000000000; // SW
34 6'b000100: controls <= 19'b00001000000000010000; // BEQ
35 6'b001000: controls <= 19'b10010000000000000000; // ADDI
36 6'b001101: controls <= 19'b10110000000001100000; // ORI
37 6'b000010: controls <= 19'b00000000100000000000; // J
38 6'b000101: controls <= 19'b00001000000000011000; // BNQ
39 6'b100001: controls <= 19'b10010001000000010000; // LH
40 6'b100000: controls <= 19'b10010001000000011000; // LB
41
```

The status bar at the bottom shows the current line and column: Ln: 28 Col: 5. The project name is "New folder (4)".