



Top Layer (Scale 3)



MidLayer 1 (Scale 3)



* PCB has 4 copper layers

FABRICATION NOTES:

Test per IPC-TM-650

* Copper thicknesses are finished and include base foil plus Cu plating on plated layers.

* PCB thickness: 63mil +/- 3mil

Inspect per IPC-A-600 CLASS 2

* Min. trace width/clearance: 0.1/0.1mm

Fabricate per IPC-6011 & IPC-6012 CLASS 2

* Min. hole drill/ring: 10mil/20mil

* Soldermask gang relief is allowed for pads in same footprint, if footprint is NSMD.

* Silkscreen, non-conductive epoxy ink, color; white

* Remove slikscreen as needed to prevent ink on any exposed copper

* Surface finish: ENIG

* Hole dimensions are finished size, +/-3mil

* Linear board dimension tolerance: +/-10mil

* Bow, twist, warp not to exceed 0.75% of greatest diagonal span

2

3

* PCB shall be UL Recognized printed wiring board (ZPMV2), minimum flammability rating 94V-0


* PCB shall be marked with fabricator company or trade name, UL mark, and date code using legend ink on secondary side


* All PCBs shall be electrically tested for opens and shorts per gerber. Test marking shall be marked on secondard side.

Fabricator shall panelize the PCB using mouse bites and tab routing. V-scoring not allowed.

Controlled impedance differential pairs shall be within +/-10% for 1000hm targets, and +/-10% for 900hm targets. See Sheet 3 for transmission line details and location of 900hm differential pairs.

MidLayer 2 (Scale 3)





С

4

1

2

3

Title: BW0253	I I I V onis
Number: D0000999 Revision: R0M0 E0	
Date: 5/14/2020 Sheet: 1 of 3	PROPRIETARY AND CONFIDENTIAL
Drawn by: Brian Weinstein	THE INFORMATION CONTAINED IN THIS DRAWING IS THE SOLE PROPERTY OF LUXONIS HOLDING CORPORATION. ANY REPRODUCTION IN PART OR AS A WHOLE WITHOUT THE WRITTEN PERMISSION IS PROHIBITED.

A B

D

Ε

