

Project: BW1092
Current Revision: R1M0E1


BW1092 Revision History:


Date	Revision	Reason for Change	Changes Implemented
July 9th, 2020	Initial release		
November 5th, 2020	BW1092_R0M0E0 -> BW1092_R1M0E1	1. USB 3 CC1/CC2 were swapped, preventing Type-C mux from functioning properly. 2. Plugging in USB connector slowly can cause a delay which prevents TUSB321 port controller from properly sensing CC1/CC2. 3. Auxiliary reset circuitry deprecated.	1. CC1/CC2 net labels swapped to correct locations on USB schematic. Routes updated on PCB design. 2. 1uF cap added to VBUS_DET line to allow for additional 100ms delay between VBUS electrical contact and CC1/CC2 electrical contact while plugging in the connector. 3. Removed the AUX reset circuitry from the schematic and PCB.

ESP32 WROOM IO_MUX															BW1092				BW1099EMB		
ESP32 Pin	ESP32-WROOM-32D PIN	Analog Function1	Analog Function2	Analog Function3	RTC Function1	RTC Function2	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	At RST	After RST	BW1092 NET NAME	Level Shift	Level Shifted NET NAME	QUIC / AUX connector	1099 Connector PIN	1099 NET NAME	1099 PU/PD
5	4	ADC_H	ADC1_CH0		RTC_GPIO0		GPIO36		GPIO36				oe=0,ie=0	oe=0,ie=0	ESP_GPIO36	no	n/a	AUX: J5,6			
8	5	ADC_H	ADC1_CH3		RTC_GPIO3		GPIO39		GPIO39				oe=0,ie=0	oe=0,ie=0	ESP_GPIO39	no	n/a	AUX: J5,7			
10	6		ADC1_CH6		RTC_GPIO4		GPIO34		GPIO34				oe=0,ie=0	oe=0,ie=0	ESP_GPIO34	no	n/a	AUX: J5,4			
11	7		ADC1_CH7		RTC_GPIO5		GPIO35		GPIO35				oe=0,ie=0	oe=0,ie=0	ESP_GPIO35	no	n/a	AUX: J5,5			
12	8	XTAL_32K_P	ADC1_CH4	TOUCH9	RTC_GPIO9		GPIO32		GPIO32				oe=0,ie=0	oe=0,ie=0	MX_INT_3V3	3.3V <-> 1.8V	MX_INT_1V8		59	GPIO_7	40.2kR/1.8V
13	9	XTAL_32K_N	ADC1_CH5	TOUCH8	RTC_GPIO8		GPIO33		GPIO33				oe=0,ie=0	oe=0,ie=0	MX_RST_3V3	3.3V <-> 1.8V	MX_RST_1V8		39	SYS_RST	10kR/1.8V
14	10	DAC_1	ADC2_CH8		RTC_GPIO6		GPIO25		GPIO25		EMAC_RXD0		oe=0,ie=0	oe=0,ie=0	I2C3_SCL_3V3	3.3V <-> 1.8V	I2C3_SCL_1V8	QUIIC: J11,1	78	GPIO_24	2.2kR/1.8V
15	11	DAC_2	ADC2_CH9		RTC_GPIO7		GPIO26		GPIO26		EMAC_RXD1		oe=0,ie=0	oe=0,ie=0	I2C3_SDA_3V3	3.3V <-> 1.8V	I2C3_SDA_1V8	QUIIC: J11,2	80	GPIO_25	2.2kR/1.8V
16	12		ADC2_CH7	TOUCH7	RTC_GPIO17		GPIO27		GPIO27		EMAC_RXD_V		oe=0,ie=0	oe=0,ie=1	ESP_GPIO27	no	n/a		60	GPIO_8	no
17	13		ADC2_CH6	TOUCH6	RTC_GPIO16		MTMS	HSPICLK	GPIO14	HS2_CLK	SD_CLK	EMAC_TXD2	oe=0,ie=0	oe=0,ie=1	ESP_GPIO14	no	n/a	AUX: J6,6	36	GPIO_36_3V3	40.2kR/1.8V
18	14		ADC2_CH5	TOUCH5	RTC_GPIO15		MTDI	HSPIQ	GPIO12	HS2_DATA2	SD_DATA2	EMAC_TXD3	oe=0,ie=1,wpd	oe=0,ie=1,wpd	ESP_GPIO12	no	n/a	AUX: J6,4	63	GPIO_33_3V3	40.2kR/1.8V
20	16		ADC2_CH4	TOUCH4	RTC_GPIO14		MTCK	HSPID	GPIO13	HS2_DATA3	SD_DATA3	EMAC_RX_ER	oe=0,ie=0	oe=0,ie=1	ESP_GPIO13	no	n/a	AUX: J6,5	61	GPIO_32_3V3	40.2kR/1.8V
21	23		ADC2_CH3	TOUCH3	RTC_GPIO13	I2C_SDA	MTDO	HSPICS0	GPIO15	HS2_CMD	SD_CMD	EMAC_RXD3	oe=0,ie=1,wpu	oe=0,ie=1,wpu	ESP_GPIO15	no	n/a	AUX: J6,7	32	GPIO_37_3V3	300kR/GND
22	24		ADC2_CH2	TOUCH2	RTC_GPIO12	I2C_SCL	GPIO2	HSP1WP	GPIO2	HS2_DATA0	SD_DATA0		oe=0,ie=1,wpd	oe=0,ie=1,wpd	ESP_GPIO2	no	n/a	AUX: J6,2	40	GPIO_34_3V3	40.2kR/1.8V
23	25		ADC2_CH1	TOUCH1	RTC_GPIO11	I2C_SDA	GPIO0	CLK_OUT1	GPIO0			EMAC_TX_CLK	oe=0,ie=1,wpu	oe=0,ie=1,wpu	ESP_GPIO0	no	n/a				
24	26		ADC2_CH0	TOUCH0	RTC_GPIO10	I2C_SCL	GPIO4	HSPHD	GPIO4	HS2_DATA1	SD_DATA1	EMAC_TX_ER	oe=0,ie=1,wpd	oe=0,ie=1,wpd	ESP_GPIO4	no	n/a	AUX: J6,3	38	GPIO_35_3V3	40.2kR/1.8V
25	27						GPIO16	GPIO16	HS1_DATA4	U2RXD		EMAC_CLK_OUT	oe=0,ie=0	oe=0,ie=1	ESP_GPIO16	no	n/a	AUX: J5,2			
27	28						GPIO17	GPIO17	HS1_DATA5	U2TXD		EMAC_CLK_OUT_180	oe=0,ie=0	oe=0,ie=1	ESP_GPIO17	3.3V <-> 1.8V	GPIO8/SPIO_CS_1	AUX: J5,3			
34	29						GPIO5	VSPICSO	GPIO5	HS1_DATA6		EMAC_RX_CLK	oe=0,ie=1,wpu	oe=0,ie=1,wpu	VSP1_CS0	3.3V <-> 1.8V	SPIO_CS_0		70	SPI_55_0	no
35	30						GPIO18	VSPICLK	GPIO18	HS1_DATA7			oe=0,ie=0	oe=0,ie=1	VSP1_SCK	3.3V <-> 1.8V	SPIO_SCK		74	SPIO_SCK	no
38	31						GPIO19	VSPIQ	GPIO19	UOCTS		EMAC_TXD0	oe=0,ie=0	oe=0,ie=1	VSP1_SDI_SIO1	3.3V <-> 1.8V	SPIO_SIO1		64	SPIO_SIO1	no
42	33						GPIO21	VSPHID	GPIO21			EMAC_TX_EN	oe=0,ie=0	oe=0,ie=1	VSP1_HOLDn_SIO3	3.3V <-> 1.8V	SPIO_SIO3		68	SPIO_SIO3	no
40	34						U0RXD	CLK_OUT2	GPIO3				oe=0,ie=1,wpu	oe=0,ie=1,wpu	ESP_RXD0	no	n/a				
41	35						U0TXD	CLK_OUT3	GPIO1			EMAC_RXD2	oe=0,ie=1,wpu	oe=0,ie=1,wpu	ESP_TXD0	no	n/a				
39	36						GPIO22	VSP1WP	GPIO22	UORTS		EMAC_TXD1	oe=0,ie=0	oe=0,ie=1	VSP1_WPhn_SIO2	3.3V <-> 1.8V	SPIO_SIO2		66	SPIO_SIO2	no
36	37						GPIO23	VSPID	GPIO23	HS1_STROBE			oe=0,ie=0	oe=0,ie=1	VSP1_SDO_SIO0	3.3V <-> 1.8V	SPIO_SIO0		62	SPIO_SIO0	no

NOTE:
Green boxes are intended primary usage.

BNO085		BW1092				BW1099EMB	
BNO085 PIN	BW1092 NET NAME	Level Shift	Level Shifted NET NAME	QUIIC / IO connector	1099 Connector PIN	1099 NET NAME	1099 PU/PD
11	BNO08x_RSTn_3V3	3.3V <-> 1.8V	BNO08x_RSTn_1V8		6	UART_TX	no
14	BNO08x_INT_3V3	3.3V <-> 1.8V	BNO08x_INT_1V8		69	GPIO_53	no
19	I2C3_SCL_3V3	3.3V <-> 1.8V	I2C3_SCL_1V8	QUIIC: J11,1	78	GPIO_24	2.2kR/1.8V
20	I2C3_SDA_3V3	3.3V <-> 1.8V	I2C3_SDA_1V8	QUIIC: J11,2	80	GPIO_25	2.2kR/1.8V
15	ENV_SCL	no	n/a	QUIIC: J12,1	nc		
16	ENV_SDA	no	n/a	QUIIC: J12,2	nc		
4	BNO08x_BOOTN_3V3	3.3V <-> 1.8V	BNO08x_BOOTN_1V8		4	UART_RX	no
NOTE: Green boxes are intended primary usage.							








Note: It is still a limitation that the clock source for the cameras must be shared between CMA/C and CAMB/D.



MODULE & SENSOR INFORMATION			
MODULE	A12N02A-201	12C Clock Rate	1000 kHz Max
SENSOR	1MX378-AA0H5-C	12C Address (8 bits)	0x34 (Sensor)
	12.3 Mega pixel CMOS		0x18 (VCM driver)
	1/2.3 inch		0xA0 (EEPROM driver)
MAX RESOLUTION	4056x3040	Sensor Clock Input	6 - 27 MHz











Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-DJG		12C Clock Rate
			400 kHz Max
SENSOR	OV09282-64A4 B&W 1 Mega pixel CMOS 1/4 inch		12C Address (8 bits)
			0xC0(W) 0xC1(R)
MAX. RESOLUTION	1280X800		Sensor Clock Input
			6 - 64 MHz (24 MHz typ.)

Supply Name		Voltage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



COM_AUX_IO2



PCB NOTE: Add below diagram to the PCB

Supported Modes of Operation

-
- Diagram illustrating four types of interconnects:
- NO SYNC**: A 2x2 grid of four dots.
 - NORMAL**: A 2x2 grid of four dots with horizontal lines connecting the two dots in each row.
 - TIMING CONTROLLER**: A 2x2 grid of four dots with vertical lines connecting the two dots in each column.
 - TIMING PERIPHERAL**: A 2x2 grid of four dots with vertical lines connecting the two dots in each column, and horizontal lines connecting the two dots in each row.

Jumper configuration for FSIN and STROBE pins

Used for configuring the STROBE signal direction between the camera boards by using jumpers. A strobe signal may drive FSIN signal for waking up a sensor from its low power mode. See the "Supported Modes of Operation" note for supported jumper settings.


- "NO SYNC" is the mode in which none of the camera modules is excited by any strobe signal.
- "NORMAL" mode means STROBE mechanism works only among the stereo cameras themselves. In this mode, CAM1 strobe is connected to the CAM2 FSN input.
- "TIMING CONTROLLER" mode means CAM1 STROBE signal drives the EXT_STROBE signal as well as the CAM2 FSN input. EXT_STROBE signal circulates among the other camera ports so that one camera module can manage the timing of all cameras within the system.
- "TIMING PERIPHERAL" mode uses external strobe signal which is driven externally by another camera. In this mode, CAM1 and CAM2 are excited by the EXT_STROBE signal.

Note that, at most only one camera can be in the "TIMING MASTER" mode at a time. STROBE generation and FSIN reception should be configured via software.

Because the stereo pair of 0V9282 modules hard wired to CAM_B no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_I01 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D


0V9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAM NO	CAMERA CONNECTOR			
	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_101	CAM_AUX_101


Title BW1092			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: DXXXX	Revision: R1M0E1		
Date: 11/5/2020	Time: 7:45:58 PM	Sheet 5 of 12		
Drawn by: Brian Weinstein				

LUXonjs


POWER INPUT




POWER SUPPLIES FOR CAMERA MODULES



OV9282 POWER REQUIREMENTS



IMX378 POWER REQUIREMENTS




POWER SEQUENCING REQUIREMENTS:

The BW1099 module handles it's own power sequencing on-board.

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.

3.3V USB SW POWER




FAN CONTROLLER



Title BW1092			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: DXXXXX	Revision: R1M0E1		
Date: 11/5/2020	Time: 7:45:58 PM	Sheet 6 of 12		
Drawn by: Brian Weinstein				


LUXonjs






Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0JG	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-GA4A 8M 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information			
Supply Name	Module	Sensor	
DOVDD	VDD-10	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA




Mark "RIGHT" on PCB.
Place so that this is the module's right camera.



Because the stereo pair of OV9282 modules hard wired to CAM_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_101 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D

OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAMERA CONNECTOR RESET CONNECTION TABLE				
CAM NO	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_101	CAM_AUX_101




A RC delay (100ms) for VBUS_DET because a slow connector insertion can prevent the cable orientation from being correctly identified.

The problem is that because the Type-C connector VBUS contact fingers are longer than the CC fingers, VBUS is present and detected by the TUSB321 first. This normally wouldn't be a problem, except that there appears to be a fixed delay between when VBUS rises and when the CC lines are sensed. From the datasheet, this appears to be (VBUS_DB + tCCCB_DEFAULT) 2ms + 135ms = 137ms.

The additional RC delay of 100ms soaks up some of the time during plug-in that VBUS is making contact, but the CC lines are not.


Note - series R is 900k, and internal pulldown of 95k (see DS) divides VBUS into VBUS_DET. The **VBUS** threshold is nominally 3.3V, so the VBUS_DET nominal threshold with only the divider is about 314mV.




SDMMC Host Driver		
Overview		
ESP32's SDMMC host peripheral has two slots:		
• Slot 0 <code>sdmmc_slot_0</code> 1 to 4-bit slot. It uses <code>cs[0]</code> signals in the PIN MUX.		
• Slot 1 <code>sdmmc_slot_1</code> 1 to 4-bit slot. It uses <code>cs[1]</code> signals in the PIN MUX.		
Pin mappings of these slots are given in the table below.		
Signal	Slot 0	Slot 1
CMO	GPIO13	GPIO35
CLK	GPIO4	GPIO34
D0	GPIO7	GPIO32
D1	GPIO8	GPIO34
D2	GPIO9	GPIO32
D3	GPIO10	GPIO33
D4	GPIO16	
D5	GPIO17	
D6	GPIO5	
D7	GPIO18	
CD	any input via GPIO matrix	
WP	any input via GPIO matrix	


The Card Detect and Write Protect signals can be routed to arbitrary pins using the GPIO matrix. To reserve the pins, set the `cs[0]` and `cs[1]` members of the `sdmmc_conf` structure before calling `sdmmc_host_init`. Please note that it is not advised to specify a Card Detect pin when working with SDIO cards, because the card detect signal in ESP32 can also trigger SDIO slave interrupt.


Warnings
Pins used by Slot 0 (cs[0]) and Slot 1 (cs[1]) are also used to connect the SPI flash chip in ESP32-WROOM and ESP32-WROVER modules. These pins cannot be shared between an SD card and SPI flash. If you need to use Slot 0, connect SPI flash to different pins and not address accordingly.





AUX CONNECTORS









When driving high, TXS0108E ports have internal 4k pull ups to VCCA and VCCB, but when driving low, the pull up is 40k.

The TXS0101/2/4 translators have fixed 10-kΩ value pull-up resistors which provide dc-bias and dc current sourcing/drive capabilities to maintain a high signal. The TXS0108E translator reliably supports high-speed data rates in excess of 60Mbps, whereas the initial TXS-series type translators supported slightly less than half this. The ability to translate down to the 1.2V operating-mode is also supported in the TXS0108E device.

