


**Project:** *SJ2088POE*  
**Current Revision:** *R2M0E2*


***SJ2088POE Revision History:***

Date	Revision	Reason for Change	Changes Implemented
5/12/2020	Initial Release -> R0M0E0		
04/03/2021	R0M0E0 -> R1M0E1	One MIPI trace length was not matching in PCB rule, this is updated.	MIPI rule added and trace updated. C33 removed from NP in Production variant
04/21/2021	R0M0E0 -> R2M0E2	1) Slow plug issue with USB type-C 2) BOM errors	1. Added 1uF capacitor to VBUS_DET updated PCB and fabrication files 2. Edited parameters for components

Title <i>SJ2088POE</i>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>		Cannot open file C:\Users\BrianLuxonis\Documents\208880001 TAB
Size: <i>Tabloid</i>	Number: <i>D2088000</i>	Revision: <i>R2M0E2</i>			
Date: <i>21/04/2021</i>	Time: <i>10:23:08</i>	Sheet <i>1</i> of <i>12</i>			
Drawn by: <i>Brian Weinstein / Sandesh Joshi</i>					




Title <b>SJ2088POE</b>			Laxsonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: <b>Tabloid</b>	Number: <b>D2088000</b>	Revision:	Cannot open file C:\Users\Brian\laxsonis\Project_Information.SchDoc	
Date: 21/04/2021	Time: 10:23:08	Sheet 2 of 12		
Drawn by: <b>Brian Weinstein / Sundesh Joshi</b>				





VNEG is a thermal plane as well as ESD and EMI. Use thermal vias to at least 1 inch square plane on backside.


Schematic based on the reference design for the SE3404 PoE.

Title <b>SJ2088POE</b>			Laxsonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D2088000	Revision: R2M0E2	Cannot open file C:\Users\BrianLaxsonis\Documents\...	
Date: 21/04/2021	Time: 10:23:08	Sheet 3 of 12		
Drawn by: Brian Weinstein / Sandesh Joshi				







SS1	SS0	Differential Frequency	Differential Spread	Configuration
0	0	100 MHz	Spread Off	Default
0	1	100 MHz	-0.50%	
1	0	125 MHz	Spread Off	
1	1	200 MHz	Spread Off	




Note: It is still a limitation that the clock source for the cameras must be shared between CAMA/C and CAMB/D.






MODULE & SENSOR INFORMATION			
MODULE	A12N02A-201	12C Clock Rate	1000 kHz Max
SENSOR	1MX378-AA0H5-C	12C Address (8 bits)	0x34 (Sensor)
	12.3 Mega pixel CMOS		0x18 (VCM driver)
	1/2.3 inch		0xA0 (EEPROM driver)
MAX RESOLUTION	4056x3040	Sensor Clock Input	6 ~ 27 MHz



GND




MIPI\_CAMERA\_A





MIPI\_CAMERA\_B

BW2098\_A Receptacle

SDIO



QSPI



I2C3

I2C3\_SCL  
I2C3\_SDA

I2C3\_SCL  
I2C3\_SDA


MIPI\_CAM\_C

MIPI\_RX3\_D1\_N  
MIPI\_RX3\_D1\_P  
MIPI\_RX3\_D0\_N  
MIPI\_RX3\_D0\_P  
MIPI\_RX3\_C\_N  
MIPI\_RX3\_C\_P

MIPI\_CAMERA\_C






IMU SPI is length matched between connector and IMU. QSPI bus is length matched between connector and header pads.

Title <i><b>SJ2088POE</b></i>			<i>Luxonis Holding</i> <i>1925 Harmony Park Drive</i> <i>Westminster, CO</i> <i>80234</i> <i>United States</i>	Cannot open file C:\Users\BrianLuxonis\Idea\Projects\2088\2088.POE
Size: <i>Tabloid</i>	Number: <i>D2088000</i>	Revision:		
Date: <i>21/04/2021</i>	Time: <i>10:23:08</i>	Sheet <i>5</i> of <i>12</i>		
Drawn by: <i>Brian Weinstein / Sandesh Joshi</i>				



MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0J6	I2C Clock Rate	400 kHz Max
SENSOR	OV09282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz Typ.)


Supply Information			
Supply Name	Module	Sensor	Vol tage
DOVDD	VDD-10		1.8V
DVDD	VDD-D		1.2V
AVDD	VDD-A		2.8V
			Max Current
			2.5mA
			52mA
			24mA




Camera timing Sync Option

Title <b>SJ2088POE</b>			Laxsonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D2088000	Revision:	Cannot open file C:\Users\Brian\Lauxon\is P...	
Date: 21/04/2021	Time: 10:23:08	Sheet 6 of 11		
Drawn by: Brian Weinstein / Sandesh Joshi				








Power Sequence Requirements:  
- 3.3V POR ramp must be:  $1\text{ms} < t < 100\text{ms}$   
- All power inputs must be held  $>50\text{ms}$  at 0V between

Switching Regulator Layout:  
- VDDREG  $>40\text{mils}$   
- REGOUT  $>60\text{mils}$   
- Place caps and inductor as close as possible to the RTL8111HS  
- Place Lx and bulk C on the same layer as RTL8111HS  
- No additional inductance or FBs  
- Ceramic X5R caps or better




Drive PERST High to Enable PERST#  
PERST# signal is used to indicate when the power supply is within its specified voltage tolerance and is stable.  
Fundamental Reset for the PCIe Card


Schematic based on the reference design from the MV0247 PoE AOB reference design, with checking against the Realtek RTL8111HS reference design, layout guide, and datasheet.

Title <i><b>SJ2088POE</b></i>			<i>Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States</i>	Cannot open file C:\Users\Brian\Luxonis\Projects\Scanned\PA26
Size: <b>Tabloid</b>	Number: <b>D2088000</b>	Revision:		
Date: 21/04/2021	Time: 10:23:08	Sheet 7 of 12		
Drawn by: <i>Brian Weinstein / Sandesh Joshi</i>				







## LED INDICATORS




## LED INDICATORS




2485\_PGOOD and MODULE\_nRST both have pull ups to 1.8V on 1099 module. 2485\_PGOOD is held low by open-drain output on 1099 PMIC until power is good. MODULE\_nRST rises with 1.8V at POR, but can be held low by user button or 1099 JTAG.


## AUX IO HEADER



## BOOT MODES




## 3.3V GPIO (uSD)



## QUAD SPI

SPI HEADER --> Not used

Title <b>SJ2088POE</b>			Laxson Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D2088000	Revision:	Cannot open file C:\Users\BrianLaxson\	
Date: 21/04/2021	Time: 10:23:09	Sheet 9 of 12		
Drawn by: Brian Weinstein / Sandesh Joshi				



Supply Name		Voltage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA





Pin connection diagram for BBR43-24K533 camera module TG1618L201. The diagram shows the module's pins (1-24) connected to various external components:

- Pin 1:** DOVDD
- Pin 2:** DVDD
- Pin 3:** DGND
- Pin 4:** XSHUTDOWN
- Pin 5:** MDPI
- Pin 6:** MDV1
- Pin 7:** MDPI
- Pin 8:** MDV0
- Pin 9:** MDPI
- Pin 10:** MDV0
- Pin 11:** MCP
- Pin 12:** MCN
- Pin 13:** DGND
- Pin 14:** XCLK
- Pin 15:** DGND
- Pin 16:** AGND
- Pin 17:** AVDD
- Pin 18:** DGND
- Pin 19:** STROBE
- Pin 20:** DGND
- Pin 21:** EC2\_SCL
- Pin 22:** EC2\_SDA
- Pin 23:** CAM\_B\_D\_PWM
- Pin 24:** CAM\_B\_CLK\_OUT

External components and connections:


- 1V8\_R** and **1V2\_R** are connected to pins 1 and 2 respectively.
- MIPI RX3 D1 P** and **MIPI RX3 D1 N** are connected to pins 5 and 6 respectively.
- MIPI RX3 D0 P** and **MIPI RX3 D0 N** are connected to pins 7 and 8 respectively.
- MIPI RX3 C P** and **MIPI RX3 C N** are connected to pins 11 and 12 respectively.
- GND** is connected to pins 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, and 24.
- CAM\_B\_CLK\_OUT** is connected to pin 24.
- CAM\_B\_D\_PWM** is connected to pin 23.
- EC2\_SCL** and **EC2\_SDA** are connected to pins 21 and 20 respectively.
- FSIN2\_IN** and **FSIN2** are connected to pins 18 and 17 respectively.
- 2V8\_R** is connected to pin 16.
- STRB2** is connected to pin 13.



0V9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset of all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.


CAM NO	CAMERA CONNECTOR			
	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX I/O1	CAM_AUX I/O1

Title: <b><i>SJ2088POE</i></b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\Documents\Documents and Settings\
Size: <b><i>Tabloid</i></b>	Number: <b><i>D2088000</i></b>	Revision:		
Date: <b><i>21/04/2021</i></b>	Time: <b><i>10:23:09</i></b>	Sheet <b><i>00</i></b> of <b><i>11</i></b>		
Drawn by: <b><i>Brian Weinstein / Sandesh Joshi</i></b>				




Title <b><i>SJ2088POE</i></b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>	Cannot open file C:\Users\BrianLuxonis\Documents\... (1 KB)
Size: <b>Tabloid</b>	Number: <b>D2088000</b>	Revision:		
Date: 21/04/2021	Time: 10:23:09	Sheet 11 of 12		
Drawn by: <b><i>Brian Weinstein / Sandesh Joshi</i></b>				


## POWER INPUT




## POWER SUPPLIES FOR CAMERA MODULES



## OV9282 POWER REQUIREMENTS



## IMX378 POWER REQUIREMENTS



**POWER SEQUENCING REQUIREMENTS:**  
 The BW2099 module handles its own power sequencing on-board. (TBC)  
 The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.

