








Project: *BW1098OBC*
Current Revision: *R2M0E2*

BW1098OBC Revision History:


Date	Revision	Reason for Change	Changes Implemented
10/21/2019	Initial release		
11/27/2019	R0M0E0 -> R1M0E1	1) Decoupling capacitors too close to OV9282 camera module body 2) Overlay on OV9282 camera module body too wide and should match outline of module body 3) Left/Right camera convention doesn't match verbiage in schematic	1) Moved C7, C8, C9 and C12 a bit farther from the J3 (Left) camera module. Moved C23 and C25 a bit farther away from J9 (Right) camera module. 2) Updated the overlay for right and left OV9282 camera modules so that it outlined the 3D Body layer. This should match the camera module body outline and make it easier to mount and align the modules. 3)
04/21/2021	R1M0E1 -> R2M0E2	1) Slow plug issue with USB type-C 2) update reset and sync circuitry	1) Added 1uF capacitor to VBUS_DET updated PCB and fabrication files 2) Removed reset and updated sync circuitry






U_BW1098OBC_Project_Information
BW1098OBC_Project_Information.SchDoc




Title BW1098OBC			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\Documents\1446
Size: Tabloid	Number: DXXXX	Revision:		
Date: 21/04/2021	Time: 12:26:47	Sheet 2 of 8		
Drawn by: Brian Weinstein				









Note: It is still a limitation that the clock source for the cameras must be shared between CAMA/C and CAMB/D.





MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0J6	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz Typ.)

Supply Information			
Module	Sensor	Voltage	Max Current
DOVDD	VDD-IO	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA




Because the stereo pair of OV9282 modules hard wired to CAM_B no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_IO1 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D

OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.


CAMERA CONNECTOR RESET CONNECTION TABLE				
CAM NO	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_IO1	CAM_AUX_IO1

Title BW1098OBC			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\Documents\10
------------------------	--	--	---	--


POWER INPUT




3.3V USB SW POWER




POWER SUPPLIES FOR CAMERA MODULES



OV9282 POWER REQUIREMENTS






IMX378 POWER REQUIREMENTS



POWER SEQUENCING REQUIREMENTS:
The BW 1099 module handles it's own power sequencing on-board.
The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.

FAN CONTROLLER











Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0JG	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information			
Supply Name	Module	Sensor	
DOVDD	VDD-10	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



Mark "RIGHT" on PCB
Place so that this is the module's right camera.





Because the stereo pair of OV9282 modules hard wired to CAM_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_101 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D

OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAMERA CONNECTOR RESET CONNECTION TABLE				
CAM NO	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_101	CAM_AUX_101

Title BW1098OBC			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\BrianLuxonis\Documents\B&W1098OBC.dwg
Size: Tabloid	Number: DXXXXX	Revision: R2M0E2			
Date: 21/04/2021	Time: 12:26:47	Sheet6 of 8			
Drawn by: Brian Weinstein					





Title BW1098OBC			Laxsonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: DXXXXX	Revision: R2M0E2	Cannot open file C:\Users\BrianLaxsonis\Documents\B... 11 kb	
Date: 21/04/2021	Time: 12:26:47	Sheet 8 of 8		
Drawn by: Brian Weinstein				