




**Project:** BW1097  
**Current Revision:** R2M2E3

**BW1097 Revision History:**

Date	Revision	Reason for Change	Changes Implemented
8/2/2019	ROM0E0 -> ROM0E1	1) In Bom (Line 63 & 66), R28, R31, R32, R33, R35, R37 & R34, R36. Your PCB soldering pad is 0402 designed, but your Bom list in 0603 parts. 2) (Line 88) X1, ABM3B-25. It seems your PCB solder pad too small. 3) R48 was mistakenly placed as an 0402, but should have been an 0603.	1) Updated parts R28, R31, R32, R33, R35, R37 to 0402 parts with the same characteristics (10k 1%), and updated R35 and R27 to 0402 parts with same characteristics (0R) 2) Updated X1 to be either Epson FA-20H 25.0000MD30Y-C5 or TXC 8Z-25.000MAAJ-T, both of which are 2.5x2.0mm 3) Updated R48 with part of same characteristics, but in 0402 package. 4) Downsized the layout, making physical changes to the PCB, component, and mechanical locations.
8/30/2019	ROM0E1 -> R1M1E2	1) Power LED does not turn on, even though power is good. 2) MIC2026-2 was incorrectly used where MIC2026-1 should have been used. 3) RJ-45 connector footprint was wrong, preventing Ethernet from working. 4) Original BW1097 too large. 5) Audio buffer wrong component. Needs to be NC7WZ16P6X. 6) Existing barrel jack does not work well with reduced form factor PCB A due to large thru-holes interfering with SODIMM 7) Want to allow 4th USB port of LAN9514 to be routed to 4pin header as option for end users 8) Audio Left/Right outputs have wrong polarity 9) SDA/SCL lines for CM3 DSI/CSI are swapped 10) BW1099 Reset functionality needed for debug and end users, accessible from BW1097 board. 11) Vertical RaspPi CSI/DSI connectors are difficult to work with when flex is inserted and PCB is laying flat on table 12) Fansink for BW1099 will need 5V power from baseboard	1) Add 10k pull up to PGOOD 2) Replace MIC2026-2 with MIC2026-1 (changes on schematic and BOM) 3) Corrected RJ-45 footprint so that correct pins/nets are at the correct positions. 4) Form factor of PCB A minimized 5) Created new component for NC7WZ16P6X and added to schematic. No change to footprint (SC-70). 6) Added CUI PJ-036AH-SMT as new 5V barrel jack input 7) Added 4 pin, 0.100" pitch header to support auxiliary USB port (Port 5, LAN9514), along with 0R resistor connecting USB_AUX_VBUS directly to 5V. 8) Swapped polarity of L-R channels on AV schematic 9) Swapped polarity of SCL/SDA on SODIMM schematic 10) Added user button to press to put 1099 into RST, and added an open drain FET, controlled by CM3 GPIO33 (GPIO33 high -> 1099 RST) 11) Vertical CSI/DSI connectors removed, and right-angle FFC connectors added 12) Added JST connector for 5V fansink power
11/29/2019	R1M1E2 -> R2M2E3	1) Updating board to be aligned with Gen2 1099 boards, with SPI and uSD 2) Header jumpers are unnecessary and expensive, and can be replaced with a simpler solution 3) Existing design was not standardized on LuxonisMaster library format 4) Series input power resistor is a sense resistor, but should be 0 ohm 5) The OV9282 LDOs have unnecessary components compared to the most recent baseboards 6) Depopped R26 had no set component value. 7) HDMI connector footprint was found to be slightly crooked 8) PGOOD LED driver did not match other boards 9) DMG1012 FETs were automotive qualified, changed to non-automotive for entry into LuxonisMaster 10) Passive component equivalent part substitutions as library was built up	1) Leveraged 1098OBC connector schematic. Updated J1 Hirose connector to be the Gen2 version with proper pin names. Added three 10-pin headers (not populated) to break out AUX io, SPI io, and uSD io, same as on 1098OBC. Updated schematic net names, harnesses and connections to accommodate the Gen2 changes. 2) Removed header jumpers and exchanged with resistor jumper networks 3) Updated schematic and component information to align with LuxonisMaster library system. 4) Changed input series resistor to 0603 0ohm to match 1098OBC, 1098FFC, and 1094. 5) Removed RC circuit on OV9282 LDOs to match 1098OBC 6) Added 47K as default, but R26 remains depopulated 7) Corrected HDMI footprint to match recommended PCB layout from Wurth 685119134923 8) Changed transistor on PGOOD LED to be RE1C002UNTCL, to match other boards (Q5) 9) Changed from DMG1012TG-7 to DMG1012T-7 (Q1, Q2, Q3, Q4, Q6) 10) Many passive components did not exist in LuxonisMaster, so in some cases, equivalent from a different manufacturer are used. For 332R and 100K resistors, all were standardized to 0402, rather than a mix of sizes.










Place FBs and caps close to their associated camera connector.


On the BW1097, the IMX378 camera module is hardwired into the "Cam-A" logical position. This means the logic which used to be required to support the module being plugged into different physical connectors (and different logical positions) is no longer needed and can be removed.

Note: It is still a limitation that the clock source for the cameras must be shared between CAMA/C and CAMB/D.

### IMX378 MODULE CONNECTOR



MODULE & SENSOR INFORMATION			
MODULE	A12N02A-201	I2C Clock Rate	1000 kHz Max
SENSOR	IMX378-AAQHS-C	I2C Address (8 bit)	0x34 (Sensor) 0x18 (VCM driver) 0xA0 (EEPROM driver)
MAX RESOLUTION	4056x3040	Sensor Clock Input	6 - 27 MHz








MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0JG	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-G44A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0x0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information			
Module	Sensor	Voltage	Max Current
DOVDD	VDD-IO	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



Mark "LEFT" on PCB  
Place so that is the module's left camera.



Jumper configuration for FSN and STROBE pins

PCB NOTE: Add below diagram to the PCB

#### Supported Modes of Operation

- NO SYNC
- NORMAL
- TIMING MASTER
- TIMING SLAVE

This header is used for configuring the STROBE signal direction between the camera boards by using jumpers. A strobe signal may drive FSN signal for waking up a sensor from its low power mode. See the "Supported Modes of Operation" note for supported jumper settings.


- "NO SYNC" is the mode in which none of the camera modules is excited by any strobe signal.
- "NORMAL" mode means STROBE mechanism works only among the stereo cameras themselves. In this mode, CAM1 strobe is connected to the CAM2 FSN input.
- "TIMING MASTER" mode means CAM1 STROBE signal drives the EXT\_STROBE signal as well as the CAM2 FSN input. EXT\_STROBE signal circulates among the other camera ports so that one camera module can manage the timing of all cameras within the system.
- "TIMING SLAVE" mode uses external strobe signal which is driven externally by another camera. In this mode, CAM1 and CAM2 are excited by the EXT\_STROBE signal.

Note that, at most only one camera can be in the "TIMING MASTER" mode at a time. STROBE generation and FSN reception should be configured via software.

Because the stereo pair of OV9282 modules hard wired to CAM\_B no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM\_PWDN, and "CAM2" (Right), is reset via CAM\_PWM. This also means that the signal CAM\_AUX\_I01 is no longer required here, as that was only possible if the stereo pair were connected to CAM\_C or CAM\_D.

OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.


CAMERA CONNECTOR: RESET CONNECTION TABLE				
CAM NO	CAM A	CAM B	CAM C	CAM D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_I01	CAM_AUX_I01






Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0J6	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information			
Module	Sensor	Vol tage	Max Current
DOVDD	VDD-10	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA







Mark "RIGHT" on PCB  
Place so that is the module's right camera.



Because the stereo pair of OV9282 modules hard wired to CAM\_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM\_PWDN, and "CAM2" (Right), is reset via CAM\_PWM. This also means that the signal CAM\_AUX\_I01 is no longer required here, as that was only possible if the stereo pair were connected to CAM\_C or CAM\_D


OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAMERA CONNECTOR RESET CONNECTION TABLE				
CAM NO	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_I01	CAM_AUX_I01




Placed RC timing circuit for EN pins in order to obtain the appropriate power supply sequencing if necessary

Mark "PWR" on PCB



1ms slew meets the 50mV/us max slew requirement for the IMX378. This also provides ratiometric start-up, which meets the CM3 power on sequence requirement to avoid latch-up.




SET POINT EQN FOR ALL REG OUTPUTS:  
 $R2 = R1 \times (0.6V / (V_{out} - 0.6V))$

Compensation adjusted to set  $F_c$  1/10th  $F_{sw}$  (200kHz) for all three outputs. The compensation circuitry has not been fully tuned.

## OV9282 POWER REQUIREMENTS



Supply Information			
Supply Name	Module	Sensor	
DOVDD	VDD-10	1.8V	2.5mA
DVDD	VDD-9	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



1. AVDD rising can occur before or after DOVDD rising as long as they are rising before XSHUTDOWN rising
2. XSHUTDOWN is pulled up after AVDD and DOVDD are stable
3. DVDD rises after DOVDD, but before XSHUTDOWN is pulled high

## IMX378 POWER REQUIREMENTS

Supply Information			
Supply Name	Module	Sensor	
AVDD	VANA	2.8V ± 0.1	55mA
DOVDD	VIF	1.8V ± 0.1	2.5mA
DVDD	VDIG	1.05V ± 0.1	446mA



**POWER SEQUENCING REQUIREMENTS:**

The CM3 requests a power sequence such that, "supplies should be staggered so that the highest voltage comes up first, then the remaining voltages in descending order. This is to avoid forward biasing internal (on-chip) diodes between supplies, and causing latch-up. Alternatively supplies can be synchronised to come up at exactly the same time as long as at no point a lower voltages supply rail exceeds a higher voltage supply rail."

The BW1099 module handles it's own power sequencing on-board.

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.


Effective capacitance targets for each rail, taking into account DC bias and other effects:  
3.3V  $C_{eff} = 24\mu F$   
1.8V  $C_{eff} = 26\mu F$   
1.05V  $C_{eff} = 70\mu F$

Voltage ripple and allowed voltage tolerance on all rails is +/-5%





Load step design assumptions, based on worst case rail loading:  
3.3V - 2.5A step  
1.8V - 1A step  
1.05 - 0.5A step



















Title <b>BW1097</b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	LUXonix
Size: <b>Tabloid</b>	Number: <b>D0000196</b>	Revision: <b>R2M2E3</b>		
Date: <b>12/3/2019</b>	Time: <b>3:56:58 PM</b>	Sheet <b>12</b> of <b>17</b>		
Drawn by: <b>Brian Weinstein</b>				






**MODULE BOOT OPTIONS:**



BCM2835 BootROM boot as USB Device (from Host):

- 3pin hdr set to enable USB Device Boot
- Plug host into micro USB socket (VBUS=5V)
- EMMC\_EN\_N\_1V8 high at boot (input with 1.8k pullup)
- EMMC\_DISABLE\_N therefore, LOW
- On power up, BCM283x USB Device Boot SW forces EMMC\_EN\_N\_1V8 to enable access to eMMC

BCM2835 BootROM boot from eMMC:

- Nothing plugged into micro USB socket (VBUS=0V) \*OR\* 3pin hdr set to disable USB Boot
- If line above is true, then EMMC\_DISABLE\_N is HIGH
- On power up, BCM283x boots from eMMC
- EMMC\_EN\_N\_1V8 can be used as a status LED







Title <b>BW1097</b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234	<b>LUX</b> onis
Size: <b>Tabloid</b>	Number: <b>D0000196</b>	Revision: <b>R2M2E3</b>		
Date: <b>12/3/2019</b>	Time: <b>3:56:58 PM</b>	Sheet <b>15</b> of <b>17</b>	<i>United States</i>	
Drawn by: <b>Brian Weinstein</b>				

*Luxonis Holding*  
1925 Harmony Park Drive  
Westminster, CO  
80234  
United States


LUXonjs



Title <b>BW1097</b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: D0000196	Revision: R2M2E3	Sheet 16 of 17	
Date: 12/3/2019	Time: 3:56:58 PM	Drawn by: <b>Brian Weinstein</b>		

**LUX**onjs





Right and left channels are driven by PWM via GPIO40 and GPIO41, respectively. This is the default configuration for the 3B+ and some other models, but is not configured by default on the CM3. This will have to be configured manually via .dis

TVDAC requires a 75ohm route, and is susceptible to coupled noise. (Not used in this design)