


**Project:** *SJ2088POE*  
**Current Revision:** *R0M0E0*

***SJ2088POE Revision History:***


Date	Revision	Reason for Change	Changes Implemented
5/12/2020	Initial Release -> R0M0E0		
--	--	--	--
--	--	--	--








Schematic based on the reference design for the SE404 PoE.

Title <b>SJ2088POE</b>			Laxsonis Holding 1925 Harmony Park Drive Westminster, CO 80244 United States	
Size: Tabloid	Number: D2098000	Revision: ROM0ED	Cannot open file C:\Users\Brian.Laxsonis\	
Date: 5/01/2021	Time: 10:26:16 PM	Sheet 3 of 12		
Drawn by: <b>Brian Weinstein / Sandesh Joshi</b>				







SS1	SS0	Differential Frequency	Differential Spread	Configuration
0	0	100 MHz	Spread Off	Default
0	1	100 MHz	-0.50%	
1	0	125 MHz	Spread Off	
1	1	200 MHz	Spread Off	




Note: It is still a limitation that the clock source for the cameras must be shared between CMA/C and CAMB/D.




MODULE & SENSOR INFORMATION			
MODULE	A12N02A-201	12C Clock Rate	1000 kHz Max
SENSOR	1MX378-AAQH5-C	12C Address (8 bits)	0x34 (Sensor)
	12.3 Mega pixel CMOS		0x18 (VCM driver)
	1/2.3 inch		0xA0 (EEPROM driver)
MAX RESOLUTION	4056x3040	Sensor Clock Input	6 - 27 MHz







Title: <b><i>SJ2088POE</i></b>			<i>Luxonis Holding</i> <i>1925 Harmon Park Drive</i>	Cannot open file C:\Users\Briam\Luxonis\ Project\bookend\Title
Size: <b>Tabloid</b>	Number: <b>D2098000</b>	Revision: <b>R0M0E0</b>	<i>Westminster, CO</i> <i>80234</i>	
Date: <i>5/01/2021</i>	Time: <i>10:26:16 PM</i>	Sheet <i>5</i> of <i>11</i>	<i>United States</i>	
Drawn by: <b>Brian Weinstein / Sandesh Joshi</b>				






MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01Y32-DJG		12C Clock Rate
			400 kHz Max
SENSOR	OV09282-64A B&W 1 Mega pixel CMOS 1/4 inch		12C Address (8 bits)
			0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800		Sensor Clock Input
			6 - 64 MHz (24 MHz typ.)


Supply Name		Voltage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



### Camera timing Sync Option










Power Sequence Requirements:  
- 3.3V POR ramp must be:  $1\mu s < t < 100ms$   
- All power inputs must be held  $>50ms$  at 0V between


Switching Regulator Layout:  
- VDDREG  $>40mils$   
- REGOUT  $>60mils$   
- Place caps and inductor as close as possible to the RTL8111HS  
- Place Lx and bulk C on the same layer as RTL8111HS  
- No additional inductance or FBs  
- Ceramic X5R caps or better




Drive PERST High to Enable PERST#  
PERST# signal is used to indicate when the power supply is within its specified voltage tolerance and is stable. Fundamental Reset for the PCIe Card

Schematic based on the reference design from the MV0247 PoE AOB reference design, with checking against the Realtek RTL8111HS reference design, layout guide, and datasheet.



Title: <b><i>SJ2088POE</i></b>			Laxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>	Cannot open file C:\Users\Brian.Laxonis\Documents\... 15-00
--------------------------------	--	--	--	---




Title <b><i>SJ2088POE</i></b>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>		Cannot open file C:\Users\Brian.Luxonis\... *****
Size: <b>Tabloid</b>	Number: <b>D2098000</b>	Revision: <b>ROM0EO</b>			
Date: 5/01/2021	Time: 10:26:17 PM	Sheet 8 of 12			
Drawn by: <b><i>Brian Weinstein / Sandesh Joshi</i></b>					




## LED INDICATORS




## AUX IO HEADER



## 3.3V GPIO (uSD)




## LED INDICATORS



Mark "5V" on PCB


Mark "2485\_PGOOD" on PCB




Mark "nRST" on PCB

2485\_PGOOD and MODULE\_nRST both have pull ups to 1.8V on 1099 module. 2485\_PGOOD is held low by open-drain output on 1099 PMIC until power is good. MODULE\_nRST rises with 1.8V at POR, but can be held low by user button or 1099 JTAG.


## BOOT MODES



## QUAD SPI




Title <i>SJ2088POE</i>			<i>Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States</i>	Cannot open file C:\Users\BrianLuxonis\Documents\20888
------------------------	--	--	--	---






Place FBs and caps close to their associated camera connector.

MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0JG	I2C Clock Rate	400 kHz Max
SENSOR	OV9282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz typ.)

Supply Information			
Module	Sensor	Vol tage	Max Current
DOVDD	VDD-10	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA




Mark "RIGHT" on PCB  
Place so that this is the module's right camera.



Because the stereo pair of OV9282 modules hard wired to CAM\_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM\_PWDN, and "CAM2" (Right), is reset via CAM\_PWM. This also means that the signal CAM\_AUX\_101 is no longer required here, as that was only possible if the stereo pair were connected to CAM\_C or CAM\_D


OV9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset the all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAMERA CONNECTOR RESET CONNECTION TABLE				
CAM NO	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_101	CAM_AUX_101




Title	<i>SJ2088POE</i>		Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 <i>United States</i>	Cannot open file C:\Users\Brian.Luxonis\ Desktop\luxonissales.txt
Size:	Tabloid	Number:D2098000	Revision:R0M0E0	
Date:	5/01/2021	Time: 10:26:18 PM	Sheet 11 of 12	
Drawn by:	Brian Weinstein / Sandesh Joshi			


## POWER INPUT




## POWER SUPPLIES FOR CAMERA MODULES



## OV9282 POWER REQUIREMENTS




## IMX378 POWER REQUIREMENTS



### POWER SEQUENCING REQUIREMENTS:

The BW2099 module handles it's own power sequencing on-board. (TBC)

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.



Title <b>SJ2088POE</b>			Laxson Holding 1925 Harmony Park Drive Westminster, CO 80244 United States		Cannot open file C:\Users\Brian.Laxsonis\... ...
Size: Tabloid	Number: D2098000	Revision: ROM0ED	Sheet 12 of 12		
Date: 5/01/2021	Time: 10:26:18 PM	Drawn by: Brian Weinstein / Sandesh Jishi			