



1	2	3	4	5	6									
A	<div><div><div>Project: NG2094</div><div>Current Revision: R0M0E0</div></div></div>					A								
B	<div><div>NG2094</div><div>Revision History:</div><table><tr><th>Date</th><th>Revision</th><th>Reason for Change</th><th>Changes Implemented</th></tr><tr><td>08/06/2021</td><td>Initial release</td><td></td><td></td></tr></table></div>					Date	Revision	Reason for Change	Changes Implemented	08/06/2021	Initial release			B
Date	Revision	Reason for Change	Changes Implemented											
08/06/2021	Initial release													
C						C								
D						D								
1	2	3	4	5	6									

Title NG2094			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\BrianLuxonis\Documents\1446
Size: Tabloid	Number: DXXXX	Revision: ROM0E0		
Date: 30/09/2021	Time: 09:53:04	Sheet 1 of 9		
Drawn by: Nejc Gostincar				








The Myriad X (MX) has 1.8V GPIO outputs, but a number of PCIe-related functions require 3.3V signaling. This includes the I2C for the PCIe reference clock, and the control signaling for the PHY bridge (though RTL8111HS can handle 1.8V signalling as well).

BW2099 CONNECTOR B






If WAKEUP pulled low when external reset is released, GPIO Configured Boot is selected. If pulled high, then eFuse Boot is selected.



gpio59 --> Boot[0], LSB
gpio60 --> Boot[1]
gpio61 --> Boot[2]
gpio62 --> Boot[3]
gpio63 --> Boot[4], MSB

0x00 [0b000000] = Debug
0x07 [0b001111] = SPIME 24bit 100MHz, QUAD IO
0x16 [0b101101] = USB Range_A 24MHz refclk0
See MyriadX datasheet for other options.


BOOT MODES



Title NG2094			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\Brian\Luxonis\ Drawing\ng2094.dwg
Size: Tabloid	Number: DXXXXX	Revision: ROM0E0			
Date: 30/09/2021	Time: 09:53:04	Sheet 4 of 11			
Drawn by: Nejc Gostinčar					




Mark "2485_PGOOD" on PCB




Mark "nRST" on PCB




A GPIO33/MRST toggled high will put the 1099 module into RST.
Default GPIO33 is low (internal PD).




Title NG2094			Laxson Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\Brian\Documents\...
Size: Tabloid	Number: DXXXX	Revision: ROM0E0			
Date: 30/09/2021	Time: 09:53:04	Sheet 4 of 11			
Drawn by: Nejc Gostinec					



Supply Name		Voltage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA









Title: NG2094			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\Brian\Luxonis\Projects\NG2094\F&B
Size: Tabloid	Number: DXXXX	Revision: R0M0E0		
Date: 30/09/2021	Time: 09:53:04	Sheet 5 of 11		
Drawn by: Nejc Gostinčar				



Place FBs and caps close to their associated camera connector.


MODULE & SENSOR INFORMATION			
MODULE	TG161B-201 OR AN01V32-0J6	I2C Clock Rate	400 kHz Max
SENSOR	OV09282-GA4A B&W 1 Mega pixel CMOS 1/4 inch	I2C Address (8 bits)	0xC0(W) 0xC1(R)
MAX RESOLUTION	1280X800	Sensor Clock Input	6 - 64 MHz (24 MHz Typ.)

Supply Info		Vol tage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA




Title NG2094			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States		Cannot open file C:\Users\Brian\Luxonis\Documents\NG2094.dwg
Size: Tabloid	Number: DXXXX	Revision: ROM0E0			
Date: 30/09/2021	Time: 09:53:04	Sheet 6 of 11			
Drawn by: Nejc Gostinac					


POWER INPUT




POWER SUPPLIES FOR CAMERA MODULES



OV9282 POWER REQUIREMENTS



IMX378 POWER REQUIREMENTS




POWER SEQUENCING REQUIREMENTS:

The BW1099 module handles its own power sequencing on-board.

The camera modules have their own power sequencing requirements. The OV9282 have requirements for sequencing, and the IMX378 has a max slew rate requirement. See above.

3.3V USB SW POWER










Only applicable if TORCH/TEMP-STROBE and HWEN-TX are connected together to avoid using uVias:
To ensure that the LM3643/4/8 does not create a false TX or TORCH/TEMP event, the pin-enable bits for these functions must be disabled via I2C. Bit 7 and Bit 4 in register 0x01 must be set to logic 0 to disable the pin functionality.

If anode and cathode connections are long they should be on separate layers and one routed above/below the other. GND should be connected together at LM3644 GND pin point. Cathode copper plane must be big enough to dissipate heat from projector.

The resistive interlock is equivalent to a simple resistance as shown on the symbol. Threshold set on 2.475V

R _{resist}	Resistance	AI RT	10.8	13	21	kOhm
---------------------	------------	-------	------	----	----	------






3.3 I2C Register Settings

To ensure that the LM3643/4/8 does not create a false TX or TORCH/TEMP event, the pin-enable bits for these functions must be disabled via I2C. Bit 7 and Bit 4 in register 0x01 must be set to logic 0 to disable the pin functionality.


9.6.1 Enable Register (0x01)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TX Pin Enable 0 = Disabled 1 = Enabled (Default)	Strobe Type 0 = Level 1 = Edge Triggered (Default)	Strobe Enable 0 = Disabled 1 = Enabled (Default)	TORCH/TEMP Pin Enable 0 = Disabled 1 = Enabled (Default)	Mode Bits: M1, M0 00 = Standby (Default) 01 = St Drive 10 = Torch 11 = Flash	LED2 Enable 0 = OFF 1 = ON (Default)	LED1 Enable 0 = OFF 1 = ON (Default)	


Figure 7. Enable Register Information





Title <i>NG2094</i>			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	Cannot open file C:\Users\Brian\Luxonis\Projects\NG2094.dwg
Size: <i>Tabloid</i>	Number: <i>DXXXX</i>	Revision: <i>R0M0E0</i>		
Date: <i>30/09/2021</i>	Time: <i>09:53:04</i>	Sheet <i>9</i> of <i>10</i>		
Drawn by: <i>Nejc Gostinac</i>				



Title NG2094			Laxonis Holding 1925 Harmony Park Drive Westminster, CO 80234 United States	
Size: Tabloid	Number: DXXXX	Revision: ROM0E0	Cannot open file C:\Users\BrianLaxonis\Documents\NG2094	
Date: 30/09/2021	Time: 09:53:04	Sheet 9 of 10		
Drawn by: Nejc Gostinec				



Supply Name		Voltage	Max Current
Module	Sensor		
DOVDD	VDD-I/O	1.8V	2.5mA
DVDD	VDD-D	1.2V	52mA
AVDD	VDD-A	2.8V	24mA



Because the stereo pair of OV9282 modules hard wired to CAM_B (below) no additional reset circuitry is required to account for different conditions. This means that "CAM1" (Left) is reset via CAM_PWDN, and "CAM2" (Right), is reset via CAM_PWM. This also means that the signal CAM_AUX_I01 is no longer required here, as that was only possible if the stereo pair were connected to CAM_C or CAM_D

0V9282 sensor I2C address may be changed via I2C protocol. Therefore, in order to assign different I2C address to the sensors on the same I2C bus, one needs to hold the reset of all sensors except one and assign a unique I2C address to the active sensor. This routine should be applied for all sensors in the initialization routine.

CAM NO	CAMERA CONNECTOR			
	CAM_A	CAM_B	CAM_C	CAM_D
CAM 1	CAM_PWDN	CAM_PWDN	CAM_PWDN	CAM_PWDN
CAM 2	CAM_PWM	CAM_PWM	CAM_AUX_101	CAM_AUX_101

Title NG2094			Luxonis Holding 1925 Harmony Park Drive Westminster, CO 80234	Cannot open file C:\Users\Brian.Luxonis\Documents\NG2094\NG2094.dwg
Size: Tabloid	Number: DXXXX	Revision: ROM0E0		
Date: 30/09/2021	Time: 09:53:04	Sheet 10 of 11	United States	
Drawn by: Nejc Gostencar				