**OAK-SoM-Pro - Myriad X SoM with eMMC Flash**

# Features

* Intel Movidius Myriad X VPU ma2485-C0
* 16GB eMMC 5.1
* 128MB QSPI NOR Flash
* 32Kb I2C EEPROM
* USB3.1, gen2 10gbps
* PCIe x1 (ext. ref clk)
* 2x 4-Lane MIPI CSI-2 D-PHY
* 2x 2-Lane MIPI CSI-2 D-PHY
* QSPI, SDIO, UART, I2C, I2S
* Boot Modes Supported: NOR, eMMC, USB, Ethernet (EEPROM)
* On-board power generation

# Applications

* Industrial automation
* Robotics and autonomy
* Security systems
* Remote intelligence

# Variants

OAK-SoM-Pro options are listed below based on VPU used on the SoM:

* Intel MA2485 with integrated 4Gbit DRAM
* Intel MA2085 with external DRAM:
* 4Gbit
* 8Gbit
* 16Gbit

# Description

The Luxonis OAK-SoM-Pro is a system-on-module (SoM) designed for integration into a top-level system with a need for a low-power, 4 TOPS AI vision system. The OAK-SoM-Pro interfaces with the system through two 10-gbps-rated 100-pin DF40C-100DP-0.4V(51) board-to-board mezzanine connectors which carry all signal I/O as well as 5V input. The on-board SMPS system regulates the 5V input and provides all necessary digital and analog power. An auxiliary power port is offered to interface without connection to a baseboard.

Core digital electronics on the OAK-SoM-Pro include the Movidius Myriad X VPU (MA2485-C0), a 16GB eMMC 5.1 flash device, 128MB QSPI NOR flash, and 32kb EEPROM.

USB 3.1 Gen2, QSPI, UART, I2C, 1-lane PCIe, and SDIO are all broken out from the SoM and routed through the mezzanine connectors to the system. Additionally, the OAK-SoM-Pro SoM exposes two 2-lane MIPI CSI-2 D-PHY channels and two 4-lane MIPI CSI-2 D-PHY channels, allowing for multiple camera inputs.

I2S interface with APB data 32 bit bus width is exposed; one output and 3 stereo inputs give the ability to connect multiple microphones and one external audio device.

GPIO Boot selection, JTAG, and additional Myriad X GPIOs are exposed as well. A 10-pin JTAG connector is also provided on-board to allow for debug without the need for a baseboard.

The SoM can be booted via USB, NOR flash, eMMC, SPI, and Ethernet (RTL8111HS driver in EEPROM).

SoM power consumption is use-case dependent, but typical consumption is under 5W with thermal mitigation.

**Device Information**

|  |  |
| --- | --- |
| **PART NUMBER** | **SIZE (W x L x H)1** |
| OAK-SoM-Pro | 30mm x 45mm x 17.5mm |

1. Including components and heatsink


****

Figure - Top and Bottom of OAK-SoM-Pro PCBA




Figure – Top and Bottom of OAK-SoM-Pro PCBA (2085 with 8Gbit DRAM)

**Table of Contents**

[1 Features 1](#_Toc78181389)

[2 Applications 1](#_Toc78181390)

[3 Variants 1](#_Toc78181391)

[4 Description 1](#_Toc78181392)

[5 Block Diagram 4](#_Toc78181393)

[5 Electrical Characteristics 5](#_Toc78181394)

[5.1 Absolute Maximum Ratings1 5](#_Toc78181395)

[5.2 Recommended Operating Conditions 5](#_Toc78181396)

[6 SoM Connector 6](#_Toc78181397)

[6.1 Pinout 6](#_Toc78181398)

[6.2 I2C 8](#_Toc78181399)

[6.2.1 EEPROM I2C0 Address Usage 8](#_Toc78181400)

[6.2.2 RGB Camera I2C1 Address Usage 8](#_Toc78181401)

[6.2.3 Stereo Camera I2C2 Address Usage 8](#_Toc78181402)

[6.3 MIPI 9](#_Toc78181403)

[6.4 I2S 9](#_Toc78181404)

[6.5 PCIe 9](#_Toc78181405)

[6.6 USB3.1 Gen2 10](#_Toc78181406)

[6.7 eMMC 10](#_Toc78181407)

[6.8 PGOOD 10](#_Toc78181408)

[6.9 WAKEUP 10](#_Toc78181409)

[6.10 \_RST 10](#_Toc78181410)

[6.11 Camera Reference Clocks 11](#_Toc78181411)

[6.12 Camera Reset Signals 11](#_Toc78181412)

[6.13 1.8V Shared SPI0 (QSPI) 11](#_Toc78181413)

[6.14 3.3V GPIO Bank 12](#_Toc78181414)

[6.15.1 3.3V GPIO Bank - SDIO 13](#_Toc78181415)

[6.15.2 3.3V GPIO Bank – QSPI (SPI2) 13](#_Toc78181416)

[6.16 1.8V GPIO 13](#_Toc78181417)

[7 BOOT Modes 15](#_Toc78181418)

[8 Mechanical Information 17](#_Toc78181419)

[8.1 OAK-SoM-Pro Dimensions 17](#_Toc78181420)

[8.2 Recommended Mounting Configuration 18](#_Toc78181421)

[8.3 OAK-SoM-Pro Mounting Holes 18](#_Toc78181422)

[8.4 SoM Clearance 18](#_Toc78181423)

[9 Thermal Information 18](#_Toc78181424)

[10 Revision History 19](#_Toc78181425)

# Block Diagram




Figure - Schematic Block Diagram

# 5 Electrical Characteristics

## 5.1 Absolute Maximum Ratings1

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **SYMBOL** | **RATINGS** | **MIN** | **MAX** | **UNIT** |
| **V**IN | External input supply voltage range.2 | 3.6 | 5.5 | V |
| **V**I/O\_1V8 | Input voltage SoM I/O for 1.8V logic | -0.3 | 2.0 | V |
| **V**I/O\_3V3 | Input voltage SoM I/O for 3.3V logic | -0.3 | 3.6 | V |
| **I**I/O | IO output current drive strength | 2 | 12 | mA |
| **T**J | Junction temperature. |  | 105 | C |
| **T**STG | Storage temperature. | -30 | 150 | C |

## 5.2 Recommended Operating Conditions

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **SYMBOL** | **RATINGS** | **MIN** | **TYP** | **MAX** | **UNIT** |
| **V**IN | External input supply voltage range.2 | 4.5 | 5.0 | 5.25 | V |
| **V**I/O\_1V8 | Input voltage SoM I/O for 1.8V logic | 0 |  | 1.8 | V |
| **V**I/O\_3V3 | Input voltage SoM I/O for 3.3V logic | 0 |  | 3.3 | V |
| **P**Q | Quiescent power draw3 |  | 0.3 |  | W |
| **P**IDLE | Idle power draw4 |  | 0.7 |  | W |
| **P**INFR | Inference power draw5 |  | 2.48 |  | W |
| **T**A | Ambient operating temperature6 |  | 25 | 50 | °C |
| **T**J | Junction temperature.6 |  |  | 105 | °C |

1. Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended* *Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. Applies to 5V input pins only
3. With SoM in reset
4. Myriad X booted to base mode via USB
5. MobilenetSSDV2 detector, 30fps
6. With default Luxonis passive heatsink, running Mobilenet-SSDV2 30fps. Custom or active thermal solutions are recommended in ambient environments >50C, and/or for highly demanding inference operations >2.5W.

# 6 SoM Connector

## 6.1 Pinout

The following contains the pinout of 100-pin DF40C-100DP-0.4V(51) connector, part A.




Figure - Schematic Pinout, Connector J4

The following contains the pinout of 100-pin DF40C-100DP-0.4V(51) connector, part B.




Figure - Schematic Pinout, Connector J2

## 6.2 I2C

The OAK-SoM-Pro SoM offers five dedicated I2C interfaces, I2C0 (EEPROM I2C), I2C1 (CAMA\_I2C), I2C2 (CAMB\_I2C), I2C3 (CAMD\_I2C), I2C4 (PCIe\_CLK\_I2C) all with 2.2Kohm pull-up resistors (SDA & SCL) to the on-SoM 1.8V rail. For custom baseboard designs, all four I2C interfaces are available and routed through the mezzanine connectors. I2C0 is already used for EEPROM which located on SoM. On most Luxonis baseboards, such as the SJ2088POE, the I2C1 interface is used for communication with the RGB color camera, the I2C2 interface is used to communicate with the pair of stereo cameras, the I2C4 is used for I2C programmability of PCIe clock generator and the I2C3 is typically unused but accessible through test points or connector pads.

### 6.2.1 EEPROM I2C0 Address Usage

The 32K I2C Serial EEPROM on most Luxonis baseboards is used for revision detect and a storage location for RTL8111HS driver if applicable. With functional address lines 7-bit address for EEPROM is set to 0x50. Use of the I2C0 interface on other components is possible, but with consideration of the existing usage of the EEPROM.

### 6.2.2 RGB Camera I2C1 Address Usage

The IMX378 RGB camera on most Luxonis baseboards uses some specific addresses as seen in Figure 6. Use of the I2C1 interface on other components is possible, but with consideration of the existing usage of the RGB camera.




Figure 6 - Baseboard I2C1 RGB Camera Module Usage

### 6.2.3 Stereo Camera I2C2 Address Usage

The pair of OV9282 sensors comprising the stereo pair some Luxonis baseboards uses specific addresses as seen in Figure 7. Use of the I2C2 interface on other components is possible, but with consideration of the existing usage of the stereo camera.




Figure 7 - Baseboard I2C2 Stereo Camera Module Usage

## 6.3 MIPI

Four MIPI CSI-2 DPHYv1.2 interfaces are available as input to the SoM. Two are 4-lane interfaces, and the other two interfaces are 2-lane each, all allowing a maximum of 2.1Gbps per lane.

For each of the four camera interfaces, the inter-pair delay of that interface is matched to the clock pair within +/-1ps, and all pairs are routed with 100ohm differential impedance.

## 6.4 I2S

Three stereo inputs for microphones and one audio output supporting I2S are available routed thorough mezzanine connector. With use of word select up to six microphones can be connected to the interface and two channel stereo audio device can be attached to the SoM.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 21/B | I2S2\_IN\_SD0 | MXIO\_50 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |
| 25/B | I2S2\_IN\_SD1 | MXIO\_51 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |
| 27/B | I2S2\_IN\_SD2 | MXIO\_52 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |
| 23/B | I2S2\_OUT\_SD0 | MXIO\_30 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |
| 19/B | I2S2\_WS 29 | MXIO\_29 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |
| 17/B | I2S2\_SCK | MXIO\_28 |  |  | 1.8V GPIO | Typically used for I2S interface but can be reconfigured to any other GPIO. |

Table – I2S Pin Configuration

## 6.5 PCIe

PCIe Gen 1 lane expansion bus is routed through mezzanine connector B. It supports all standard requirements of PCIe Rev 3.0, version 1.0. External reference clocking should be used for EP/RC applications. The reference clock signal used must be 100MHz.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 81/B | SDS\_IO\_CLKI\_N | SDS\_IO\_CLKI\_N |  |  | SDS | PCIe differential reference clock input from clock generator negative. |
| 83/B | SDS\_IO\_CLKI\_P | SDS\_IO\_CLKI\_P |  |  | SDS | PCIe differential reference clock input from clock generator positive. |
| 69/B | SDS\_TXD\_P | SDS\_TXD\_P |  | AC coupling | SDS | PCIe x1 lane transmitter data differential pair positive. Board implements AC coupling caps on board. |
| 71/B | SDS\_TXD\_N | SDS\_TXD\_N |  | AC Coupling | SDS | PCIe x1 lane transmitter data differential pair negative. Board implements AC coupling caps on board. |
| 75/B | SDS\_RXD\_P | SDS\_RXD\_P |  |  | SDS | PCIe x1 lane receiver data differential pair positive. |
| 77/B | SDS\_RXD\_N | SDS\_RXD\_N |  |  | SDS | PCIe x1 lane receiver data differential pair negative. |
| 65/B | PCIe\_CLKREQ\_N | MXIO\_55 |  | PU: 10kR/1.8V | PCIe | Ref Clk request Signal |
| 63/B | PCI\_PERST | MXIO\_13 |  |  | PCIe | Acnve Loo Reset Input to the add in Card. |
| 28/B | BOOT\_AUX/PCIe\_ISO\_N | MXIO\_58 |  |  | 1.8V GPIO | Isolate pin active low. Output used to isolate the device from PCIe bus. |

Table 2 – PCIe Pin Configuration

## 6.6 USB3.1 Gen2

USB3.1 is exposed it can operate as a device. Maximum of 10Gbps serial data rate can be achieved.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 84/B | USB\_TX\_N | USB\_TX\_N |  |  | USB3 | USB 3.0 SSTX (-) / No AC caps on SoM / 0.5ps intra-pair tuning / 90ohm +/-10% |
| 86/B | USB\_TX\_P | USB\_TX\_P |  |  | USB3 | USB 3.0 SSTX (+) / No AC caps on SoM / 0.5ps intra-pair tuning / 90ohm +/-10% |
| 96/B | USB\_RX\_P | USB\_RX\_P |  |  | USB3 | USB 3.0 SSRX (+) / 0.5ps intra-pair tuning / 90ohm +/-10% |
| 98/B | USB\_RX\_N | USB\_RX\_N |  |  | USB3 | USB 3.0 SSRX (-) / 0.5ps intra-pair tuning / 90ohm +/-10% |
| 90/B | USB\_D\_N | USB\_D\_N |  |  | USB2 | USB 2.0 (-) / 2ps intra-pair tuning / 90ohm +/-10% |
| 92/B | USB\_D\_P | USB\_D\_P |  |  | USB2 | USB 2.0 (+) / 2ps intra-pair tuning / 90ohm +/-10% |
| 80/B | 5V/VBUS | 5V/VBUS |  |  | PWR | USB UFP VBUS sense input for VBUS detect. Can be tied to 5V to enable Myriad X USB for embedded applications. |

Table 3 - USB Pin Configuration

## 6.7 eMMC

16GB eMMC with 5.1 host controller flash storage device on SoM can be used as a permanent storage medium. It can also be used as storage location for firmware boot images. Fastest recommended eMMC boot mode can be selected with boot mode number 0x1f. Using 8 parallel data lines you can achieve 3Gbits per second data rate and 1.5Gbits data rate for HS400 and HS200 mode respectively.

## 6.8 PGOOD

PGOOD is a 1.8V open-drain output from the SoM PMIC and is pulled high when the PMIC evaluates power is good. PGOOD has a 10Kohm pull-up resistor to the on-SoM 1.8V rail.

This pin should be left floating if unused or tied to a high-impedance input to sense PGOOD. Do not pull or tie PGOOD to GND.

## 6.9 WAKEUP

WAKEUP is a 1.8V input to the SoM which should be pulled to GND through a 10Kohm resistor on baseboard. If driven high and sensed during the rising edge of \_RST power-on-reset, the on-chip e-fuse is used for boot selection. At present, this functionality is not used on any Luxonis SoM.

The WAKEUP pin was originally intended for waking the SoM from deep sleep mode, but this functionality is not supported on Luxonis SoMs. However, any MXIO can be used to trigger an interrupt and wake the SoM.

The WAKEUP should be pulled to GND through a 10Kohm resistor on baseboard.

## 6.10 \_RST

\_RST is the active-low Myriad X reset input. \_RST has a 1.8V 10Kohm pull-up resistor on the SoM, and can be driven low from the baseboard to reset the Myriad X.

## 6.11 Camera Reference Clocks

Two pins are used to provide a 24MHz reference clock to the image sensor ICs on the baseboard. These signals are on the CAMA\_CLK and CAMB\_CLK pins of the SoM interface connector. Each signal has a 121Kohm, pull down on the SoM. CAMA\_CLK is meant to be used for RGB cameras and CAMB\_CLK for grayscale stereo pair cameras. It is possible to create additional reference clocks for additional cameras by reconfiguring an MXIO pin.

## 6.12 Camera Reset Signals

Three pins are used for individually resetting or powering down the RGB and stereo pair cameras. These signals are CAMA\_RST, CAM\_B\_D\_PWM, and CAM\_B\_PWDN\_N, for both RGB, LEFT, and RIGHT cameras respectively. Each of these signals is 1.8V and are active-low. No pull-up or pull-down resistors are on these signals on the SoM.

## 6.13 1.8V Shared SPI0 (QSPI)

The signals with prefix “SPI0” are part of a QSPI bus which is shared with the optional on-SoM NOR flash. Note the signal configuration details in Table 4 (refer to the [OAK-SoM-Pro IO TABLE](https://github.com/luxonis/depthai-hardware/blob/master/SoMs/OAK-SoM-Pro/OAK-SoM-Pro_IO_TABLE.xlsx) for more details). All signals related to SPI0 are delay-matched on the SoM to +/-100ps to the connector interface.

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 60/A | MXIO\_8/SPI0\_CS\_1 | MXIO\_8 | SPI0\_CS\_1 |  | 1.8V GPIO | GPIO, or can be configured as second CS for SPI0, MX in Controller or Peripheral mode. / +/-100ps inter-SPI0 |
| 70/A | SPI0\_CS\_0 | MXIO\_5 |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR S# / +/-100ps inter-SPI0 |
| 74/A | SPI0\_SCK | MXIO\_4 |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR C / +/-100ps inter-SPI0 |
| 62/A | SPI0\_SIO0 | MXIO\_0 |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR DQ0 / +/-100ps inter-SPI0 |
| 64/A | SPI0\_SIO1 | MXIO\_1 |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR DQ1 / +/-100ps inter-SPI0 |
| 66/A | SPI0\_SIO2 | MXIO\_2 |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR W#/DQ2 / +/-100ps inter-SPI0 |
| 68/A | SPI0\_SIO3 | MXIO\_3 |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR DQ3/HOLD# / +/-100ps inter-SPI0 |

Table 4 - SPI0 Pin Configuration

With the NOR flash unpopulated the SPI0 bus can be used by the Myriad X in either controller or peripheral mode. With the Myriad X in controller mode, SPI0\_CS\_0 and SPI0\_CS\_1 can be used as chip selects for any baseboard peripherals, and additional baseboard chip selects can be configured by using MXIOs, if required. With the Myriad X in peripheral mode, either the SPI0\_CS\_0 or SPI0\_CS\_1 can be used by the baseboard controller to select the Myriad X as a peripheral. Unlike for controller mode, in peripheral mode, MXIOs cannot be configured as chip selects for the Myriad X, only SPI0\_CS\_0 and SPI0\_CS\_1 can be used for this purpose.

With the NOR flash populated, the SPI0 bus can still be used by the Myriad X in either controller or peripheral mode, but the NOR flash now occupies the SPI0\_CS\_0 location so some care must be taken to avoid contention. With the NOR flash populated, and the Myriad X is in controller mode, the SPI0\_CS\_0 selects the NOR flash. SPI0\_CS\_1 (or other reconfigured MXIO) can be used as a second chip select for baseboard peripherals. When in peripheral mode SPI0\_CS\_1 should be used as the chip select for the peripheral Myriad X to avoid contention when communicating with NOR flash using SPI0\_CS\_0.

Note that when an external controller is accessing the NOR flash on the SoM, the Myriad X must not be allowed to access at the same time. Asserting \_RST for the Myriad X is an option to prevent this contention.

## 6.14 3.3V GPIO Bank

The SoM offers six GPIO which are 3.3V signaling for easy interface to common peripherals and devices with 3.3V signaling. These GPIO offer several configurations including SDIO, QSPI, UART, PWM, and I2C, along with general purpose IO and are listed in Table (refer to the [OAK-SoM-Pro IO TABLE](https://github.com/luxonis/depthai-hardware/blob/master/SoMs/OAK-SoM-Pro/OAK-SoM-Pro_IO_TABLE.xlsx) for more details).

|  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **Alt. 2** | **Alt. 3** | **Alt. 4** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 40/A | MXIO\_34\_3V3 | MXIO\_34 | sd\_hst0\_dat\_0 | spi2\_dio\_2 | pwm\_0 | I2C3\_SDA | PU: 40.2kR/1.8V | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |
| 61/A | MXIO\_32\_3V3 | MXIO\_32 | sd\_hst0\_clk | spi2\_dio\_0\_mosi |  |  | PU: 40.2kR/1.8V | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |
| 63/A | MXIO\_33\_3V3 | MXIO\_33 | sd\_hst0\_cmd | spi2\_dio\_1\_miso |  | I2C3\_SCL | PU: 40.2kR/1.8V | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |
| 32/A | MXIO\_37\_3V3 | MXIO\_37 | sd\_hst0\_dat\_3 | spi2\_cs\_0 | pwm\_3 | UART3\_TX | PD: 300kR/GND | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |
| 36/A | MXIO\_36\_3V3 | MXIO\_36 | sd\_hst0\_dat\_2 | spi2\_sclk |  |  | PU: 40.2kR/1.8V | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |
| 38/A | MXIO\_35\_3V3 | MXIO\_35 | sd\_hst0\_dat\_1 | spi2\_dio\_3 |  | UART3\_RX | PU: 40.2kR/1.8V | 3.3V GPIO | 3.3V GPIO. Note PU/PD resistors that are configured for SDIO, but also compatible with SPI. / +/-100ps inter-SD\_HST |

Table 5 - 3.3V GPIO Pin Configuration

### 6.15.1 3.3V GPIO Bank - SDIO

The 3.3V GPIO bank is nominally configured for use with SDIO, as appropriate pull-up and pull-down resistors exist on the SoM. CLK, CMD, and DAT[0:3] are available for use. Optional signals such as card detect can be implemented using the 1.8V GPIO.

### 6.15.2 3.3V GPIO Bank – QSPI (SPI2)

The 3.3V GPIO bank can be configured as a QSPI bus. The weak pull-up and pull-down resistors on the signal lines (for use as SDIO) are over driven when used as a QSPI interface, though maximum data rates are not guaranteed. Like the SPI0 bank, the 3.3V QSPI interface can operate as a controller or peripheral using the SPI2\_CS\_0 signal. Additional chip selects can be sent to baseboard peripherals with other 1.8V GPIO, though the need to level shift from 1.8V to 3.3V may be necessary.

## 6.16 1.8V GPIO

The default IO voltage for all GPIO is 1.8V, with the exceptions of the 3.3V GPIO listed in Table . Each SPGIO can be muxed to alternate functionality as described in Table (refer to the [OAK-SoM-Pro IO TABLE](https://github.com/luxonis/depthai-hardware/blob/master/SoMs/OAK-SoM-Pro/OAK-SoM-Pro_IO_TABLE.xlsx) for more details). In addition to muxed functionality, each MXIO is fully user-programmable with support or four output drive strengths (2mA, 4mA, 8mA, 12mA), selectable output slew-rate (slow/fast), open-drain output mode, LVCMOS/LVTTL compatible input modes with selectable hysteresis, programmable pull-up/pull-down input options, power-on-start capability, and no requirements for power sequencing. Additionally, 100MHz frequency can be achieved with less than 15pF external load, or up to 125MHz with less than 10pF external load.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **Alt. 2** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 28/A | CAMA\_CLK | MXIO\_44 |  |  | PD: 121kR/GND | 1.8V GPIO | 24MHz reference clock for Camera A PLL |
| 33/A | CAMA\_I2C\_SDA | MXIO\_21 | pwm5 |  | PU: 2.2kR/1.8V | 1.8V GPIO | I2C data for Camera A |
| 34/A | CAMA\_RST | MXIO\_31 |  |  |  | 1.8V GPIO | Camera A reset/power down. |
| 35/A | CAMA\_I2C\_SCL | MXIO\_20 |  |  | PU: 2.2kR/1.8V | 1.8V GPIO | I2C clock for Camera A |
| 42/A | COM\_AUX\_IO2 | MXIO\_41 |  |  |  | 1.8V GPIO | Auxiliary GPIO for cameras sync/trigger. Reserved for interrupt FSIN (Frame sync input) for the cameras used. |
| 59/A | MXIO\_7 | MXIO\_7 |  |  | PU: 40.2kR/1.8V | 1.8V GPIO | Configured for SDIO card detect, or as regular GPIO. Note 1.8V, 40.2k PU. / +/-100ps inter-SD\_HST |
| 60/A | MXIO\_8/SPI0\_CS\_1 | MXIO\_8 | SPI0\_CS\_1 |  |  | 1.8V GPIO | GPIO, or can be configured as second CS for SPI0, MX in Controller or Peripheral mode. / +/-100ps inter-SPI0 |
| 62/A | SPI0\_SIO0 | MXIO\_0 |  |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR DQ0 / +/-100ps inter-SPI0 |
| 64/A | SPI0\_SIO1 | MXIO\_1 |  |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR DQ1 / +/-100ps inter-SPI0 |
| 65/A | CAM\_B\_D\_PWM | MXIO\_57 |  |  |  | 1.8V GPIO | Camera C reset/power down. |
| 66/A | SPI0\_SIO2 | MXIO\_2 |  |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR W#/DQ2 / +/-100ps inter-SPI0 |
| 67/A | CAM\_B\_PWDN\_N | MXIO\_54 |  |  |  | 1.8V GPIO | Camera B reset/power down. |
| 68/A | SPI0\_SIO3 | MXIO\_3 |  |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR DQ3/HOLD# / +/-100ps inter-SPI0 |
| 70/A | SPI0\_CS\_0 | MXIO\_5 |  |  | PU: 1kR/1.8V | 1.8V GPIO | Hardwired to SoM on-board NOR S# / +/-100ps inter-SPI0 |
| 73/A | CAMB\_CLK | MXIO\_47 |  |  | PD: 121kR/GND | 1.8V GPIO | 24MHz reference clock for Camera B PLL |
| 74/A | SPI0\_SCK | MXIO\_4 |  |  |  | 1.8V GPIO | Hardwired to SoM on-board NOR C / +/-100ps inter-SPI0 |
| 77/A | CAMB\_I2C\_SCL | MXIO\_22 |  |  | PU: 2.2kR/1.8V | 1.8V GPIO | Camera B I2C SDA. Can be used as GPIO. |
| 79/A | CAMB\_I2C\_SDA | MXIO\_23 |  |  | PU: 2.2kR/1.8V | 1.8V GPIO | Camera B I2C SCL. Can be used as GPIO. |
| 69/A | MXIO\_53 | MXIO\_53 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 78/A | MXIO\_24 | MXIO\_24 | I2C3\_SCL |  | PU: 2.2kR/1.8V | 1.8V GPIO | Camera C I2C SCL (if applicable). Can be used as GPIO |
| 80/A | MXIO\_25 | MXIO\_25 | I2C3\_SDA |  | PU: 2.2kR/1.8V | 1.8V GPIO | Camera C I2C SDA (if applicable). Can be used as GPIO |

Table 6 - 1.8V GPIO Pin Configuration (connector A)

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| 28/B | MXIO\_58 | MXIO\_58 | UART\_RX | pwm3 |  | 1.8V GPIO | Boot auxiliary GPIO for PCIe can be configured as PCIe\_ISOLATE\_N |
| 34/B | I2C0\_SCL | MXIO\_18 |  |  | PU: 2.2kR/1.8V | 1.8V GPIO | EEPROM I2C SCL (if applicable). Can be used as GPIO |
| 36/B | I2C0\_SDA | MXIO\_19 |  |  | PU: 2.2kR/1.8V | 1.8V GPIO | EEPROM I2C SDA (if applicable). Can be used as GPIO |
| 42/B | MXIO\_46 | MXIO\_46 | UART\_RX | pwm3 |  | 1.8V GPIO | Typically labeled as UART\_RX on Luxonis baseboards. |
| 44/B | MXIO\_45 | MXIO\_45 | UART\_TX | pwm2 |  | 1.8V GPIO | Typically labeled as UART\_TX on Luxonis baseboards. |
| 48/B | MXIO\_6 | MXIO\_6 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 50/B | MXIO\_9 | MXIO\_9 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 52/B | MXIO\_10 | MXIO\_10 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 54/B | MXIO\_11 | MXIO\_11 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 56/B | MXIO\_12 | MXIO\_12 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 57/B | I2C4\_SDA | MXIO\_26 |  |  |  | 1.8V GPIO | I2C data for PCIe clock generator control (if applicable). Can be used as GPIO |
| 58/B | MXIO\_14 | MXIO\_14 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 59/B | I2C4\_SCL | MXIO\_26 |  |  |  | 1.8V GPIO | I2C clock for PCIe clock generator control (if applicable). Can be used as GPIO |
| 60/B | MXIO\_15 | MXIO\_15 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 62/B | MXIO\_16 | MXIO\_16 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 64/B | MXIO\_17 | MXIO\_17 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 66/B | MXIO\_38 | MXIO\_38 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 68/B | MXIO\_39 | MXIO\_39 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 70/B | MXIO\_40 | MXIO\_40 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 72/B | MXIO\_42 | MXIO\_42 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |
| 74/B | MXIO\_43 | MXIO\_43 |  |  |  | 1.8V GPIO | General purpose 1.8V IO |

Table 7 - 1.8V GPIO Pin Configuration (connector B)

## 6.17 JTAG

JTAG used to access the MyriadX for debugging.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **Alt. 2** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 89/B | SYS\_RST | SYS\_RST |  |  | PU: 10kR/1.8V | JTAG | JTAG signal |
| 91/B | TDO | TDO |  |  | PU: 10kR/1.8V | JTAG | JTAG signal |
| 93/B | TRST | TRST |  |  | PD: 10kR/1.8V | JTAG | JTAG signal |
| 95/B | TDI | TDI |  |  | PU: 10kR/1.8V | JTAG | JTAG signal |
| 97/B | TCK | TCK |  |  | PD: 10kR/1.8V | JTAG | JTAG signal |
| 99/B | TMS | TMS |  |  | PU: 10kR/1.8V | JTAG | JTAG signal |

Table 8 - JTAG Pin Configuration

# 7 BOOT Modes

The boot signals are broken out from the SoM and routed through the mezzanine connector which offers the end user the option to easily configure the boot mode by setting the BOOT[4:0] bits high (1.8V) or low. These bits are sampled on the rising edge of \_RST during power-on-reset, and allow for boot from USB, NOR flash, eMMC, SPI, and Ethernet (RTL8111HS driver in EEPROM).

To configure the NOR flash boot mode, set the bits to 0x8 [0b01000]. In this configuration, the Myriad X acts as an SPI controller on SPI0 to boot from the NOR flash with SPI settings: 24-bit address, Quad I/O, and at a rate of 50MHz. It is also possible to boot with the Myriad X configured as an SPI peripheral, but this feature is not yet fully supported.

To configure USB boot, set the bits to 0x16 [0b10110]. In this configuration, the Myriad X will boot using the USB 2 interface.

To configure eMMC boot, set the bits to 0x1f [0b11111]. In this configuration, the Myriad X will boot using the 8-bit, SDR104 mode in HS200 and HS400 mode.

To configure PCIe boot, set the bits to 0x14 [0b10100]. In this configuration, the Myriad X will boot using PCIe Gen 2 interface. With use of RTL8111HS Ethernet controller on baseboard device will boot from Ethernet interface.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Pin/**  **Conn. #** | **Pin name / Primary Function** | **SoM GPIO** | **Alt. 1** | **Alt. 2** | **PU/PD on SoM** | **Pin Type** | **Description** |
| 18/B | BOOT4 | MXIO\_63 |  |  |  | 1.8V set BOOT pin | Boot register set pin bit 4 (MSB) |
| 20/B | BOOT3 | MXIO\_62 |  |  |  | 1.8V set BOOT pin | Boot register set pin bit 3 |
| 22/B | BOOT2 | MXIO\_61 |  |  |  | 1.8V set BOOT pin | Boot register set pin bit 2 |
| 24/B | BOOT1 | MXIO\_60 |  |  |  | 1.8V set BOOT pin | Boot register set pin bit 1 |
| 26/B | BOOT0 | MXIO\_59 |  |  |  | 1.8V set BOOT pin | Boot register set pin bit 0 (LSB) |


Table - BOOT Pin Configuration

# 8 SoM LEDs

There are two Light Emitting Diodes located on the edge of the OAK-SoM-Pro.

One is driven with open drain output from Power Management Integrated Circuit which supplies Myriad X. LED is lit when the PGOOD output is floating indicating all outputs of PMIC are in specified range as well as the input 5V supplying rail.

Second LED can be used as indicator in application and can be driven with MXIO56, which is on when IO is driven high and turned off when IO is driven low.

 Figure 8 - Baseboard I2C2 Stereo Camera Module Usage

# 8 Mechanical Information

The following information is [the most](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [current](http://www.ti.com/corp/docs/legal/termsofuse.shtml) data available for the designated device. This data is subject to change without notice and without revision of this document.

## 8.1 OAK-SoM-Pro Dimensions




Figure 9 – Top, Side, and Bottom dimensions

## 8.2 Recommended Mounting Configuration

The OAK-SoM-Pro SoM is designed to be used with a 3mm mated-height connector and accompanying 3mm standoffs. The B2B connector plugs are on the OAK-SoM-Pro (Hirose DF40C-100DP-0.4V), while the receptacle, which determines mated height, is on the baseboard (Hirose DF40HC(3.0)-100DS-0.4V). Wuerth Elektronik 9774030243R SMT standoffs are recommended.

## 8.3 OAK-SoM-Pro Mounting Holes

The OAK-SoM-Pro has 2 M2.5 mounting holes for securing the SoM. These mounting holes use a 2.6mm ID, and a 5.5mm OD pad, which is tied to SoM GND. M2-0.40 screws can be used with these pads to secure the SoM to the recommended Wuerth Elektronik 9774030243R SMT standoffs, or a custom solution using M2-0.40 or M2.5-0.45 screws can be used. Note that when using M2.5-0.45 screws, there is reduced tolerance between the B2B connector clocking and the screws’ hole alignment. This must be accounted for to ensure proper connector mating.

## 8.4 SoM Clearance

3mm is the board-to-board standoff height when using the recommended mounting configuration, however, components on the underside of the OAK-SoM-Pro reduce this clearance. For highest design reliability, it is recommended not to place components on the baseboard underneath the SoM, but components with max height <1mm will have clearance.

In previous designs many components have been successfully placed on the baseboard beneath the SoM making careful use of the 3D STEP file of the SoM, which is available online here [OAK-SoM-Pro](https://github.com/luxonis/depthai-hardware/tree/master/SoMs/OAK-SOM-PRO).

# 9 Thermal Information

Power consumption can vary considerably depending on the application. A stereo vision application running Mobilenet-SSD V2 at 30fps typically consumes about 2.5W, but more aggressive applications can consume closer to 5W. Most of this power is consumed by the MA2485. While the VFBGA provides an excellent thermal path from the MA2485 to the SoM, the thermal sink is small, and the part temperature can quickly rise toward the 105C max die temperature.

Heatsinking of the MA2485 is required for most applications.

Table 3 details thermal parameters for the MA2485 simulated in a still air environment, an ambient temperature of 25C, 2W power dissipation, and under the test conditions described in JESD51-2A.

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Value (C/W)** | **Description** |
| θJB | 5.8 | Junction-to-board thermal resistance (EIA/JESD51-8) |
| θJC | 3.1 | Junction-to-case thermal resistance |
| θJA | 21.4 | Junction-to-ambient thermal resistance (EIA/JESD51-2) |

Table - MA2485 Thermal Parameters

# 10 Revision History

* Initial Release – June 2020
* Revision 0.1 – February 2021
  + Added block diagram
  + Added description for all interfaces
  + Updated connectors pinout and mechanical information
* Revision 0.2 – June 2021
  + Renamed connector GPIO names with one used on MA2485-CO
* Revision 0.3 – July 2021
  + Changed naming convention and added variants
* Revision 0.4 – September 2021
  + Changed naming convention for Myriad X GPIOs
* Revision 0.5 – November 2021
  + Added tables for PCIe, USB and JTAG pins and descriptions
* Revision 0.6 – January 2022
  + LED info