













Beaglebone IO





FPGA IO




Title	Digital IO		
Revision:	RA.1	Sheet	1 of 1
Date:	12/31/2012	Engineer:	M. Jones







VCC_INT




VCC_AUX




VCCO




VCC1




VCC2














VCC3



Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution




See Page 52 of UG380 V2.3. Pads for parallel CCLK Termination



Power: By Default Power will be supplied by the Beaglebone.

Optionally power can be supplied through FPGA VIN header.



Logo1
Valent Logo 750
Logo2
Valent Logo 1000

