














Power: By Default Power will be supplied by the .
Raspberry Pi
Optionally power can be supplied through
FPGA VIN header.






DIGITAL IO



Arduino IO




ARD_IO

- IO1
- IO2
- IO3
- IO4
- IO5
- IO6
- IO7
- IO8
- IO9
- IO10
- IO11
- IO12
- IO13
- IO14
- IO15
- IO16

ARD_IO

- SYS TX
- SYS RX
- SYS SCL
- SYS SDA

Raspberry Pi IO



GPIO_PINS


- SYS SDA
- SYS SCL
- SYS MISO
- SYS TX
- SYS RX
- RP GPIO_GCLK
- RP GPIO_GEN2
- RP GPIO_GEN3
- IO1
- IO2
- IO3
- IO4
- IO5
- IO6
- IO7
- IO8
- IO9
- IO10
- IO11
- IO12
- IO13


GPIO



FPGA_CFG

- RP GPIO_GEN5_PROG_B
- RP GPIO_GEN4_INIT_B
- RP GPIO_GEN6_DONE
- RP GPIO_GEN0_MODE0
- RP GPIO_GEN1_MODE1
- SYS SCK
- SYS MOSI
- SLAVE_CFG_PROG_B
- SLAVE_CFG_INIT_B
- SLAVE_CFG_DONE
- FPGA_MODE0
- FPGA_MODE1
- FPGA_SLAVE_CFG_CCLK
- FPGA_SLAVE_DFG_DIN

FPGA_CFG







Title SDRAM

Revision: RA.2

Date: 9/11/2013

Sheet 6 of 6

Engineer: M. Jones

