



A

B

C

D



U\_PERIPHERAL\_PORT\_IO  
PERIPHERAL\_PORT\_IO.SchDoc

U\_RAM  
RAM.SchDoc

U\_LOGIC\_FPGA  
LOGIC\_FPGA.SchDoc

U\_POWER\_SUPPLY  
POWER\_SUPPLY.SchDoc

U\_FPGA\_POWER\_AND\_CONFIGURATION  
FPGA\_POWER\_AND\_CONFIGURATION.SchDoc

U\_DIGITAL\_IO  
DIGITAL\_IO.SchDoc

LOGi-Bone Top Level

REVISION:

R1.0

Sheet 1 of 7

Date:


5/27/2014

Engineer: MJones




**Power: By Default Power will be supplied by the Beaglebone.**

**Optionally power can be supplied through FPGA VIN header J1.**











**1 x Auxillary Power output Headers**





- LOGI-LOGO-600
- LOGO3
- VALENTFX-LOGO-750
- Logo5
- LOGI-LOGO-750
- LOGO4






Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution












Beaglebone Configuration EEPROM

Address Selection DIP SW


If the DIP SW is NOT installed the eerpom will hold the low address 0x54 (highest priority) for capes and be used for the bone pin configuration in the case multiple installed of capes




Arduino Header - Arduino Shield Expansion




GPIO Expander - Handling of General Control Pins



Beaglebone P8




FPGA\_CFG



Beaglebone P9

GPIO\_PINS



GPIO



