



A



B




Z



X

C




C

D


Title	LOGi-Bone Top Level		
Revision:	RA2.2	Sheet 1 of 7	
Date:	1/27/2014	Engineer: MJones	

**Power: By Default Power will be supplied by the Beaglebone.**


**Optionally power can be supplied through FPGA VIN header J1.**



**1 x Auxillary Power output Headers**




Logo1  
Valent Logo 750  
Logo2  
Valent Logo 1000







## VCC\_INT




## VCC\_AUX




## VCC0




## VCC1









## VCC2




## VCC3



Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution



CFG\_FLASH\_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA




M1 default 1  
M0 default 1


M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.  
01 = SelfConfig  
11 = SlaveConfig

See Page 52 of UG380 V2.3. Pads for parallel CCLK Termination


FPGA Digital IO






SATA HIGH BANDWIDTH EXPANSION



PMOD1 PORT



PMOD2 PORT



Title: Digital IO

Revision: RA2.2

Date: 1/27/2014

Sheet: 4 of 6

Engineer: MJones



