



A

B





C

C


D

D



Title	LOGi-Pi Top Level		
Revision:	R1.1	Sheet 1 of 7	
Date:	4/23/2014	Engineer: Michael Jones	

Power: By Default Power will be supplied by the .  
Raspberry Pi  
Optionally power can be supplied through  
FPGA VIN header.












VALENTFX-LOGO-500  
Logo2

VALENTFX-LOGO-750  
Logo3






LOGI-LOGO-600  
LOGO4

LOGI-LOGO-1000  
LOGO1



Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution

[3B] PB RESET OPTION




CFG\_FLASH\_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA

M1 default 1  
M0 default 1

M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.  
01 = SelfConfig  
11 = SlaveConfig













DIGITAL IO



PMOD1



PMOD2



PMOD3



PMOD4

