

U\_PERIPHERAL\_PORT\_IO  
PERIPHERAL\_PORT\_IO.SchDoc

U\_RAM  
RAM.SchDoc

U\_LOGIC\_FPGA  
LOGIC\_FPGA.SchDoc

U\_POWER\_SUPPLY  
POWER\_SUPPLY.SchDoc

U\_FPGA\_POWER\_AND\_CONFIGURATION  
FPGA\_POWER\_AND\_CONFIGURATION.SchDoc

U\_DIGITAL\_IO  
DIGITAL\_IO.SchDoc


i-Bone Top Level

Sheet 1 of 7  
2015 Engineer: MJones




**Power:** By Default Power will be supplied by the Beaglebone.

**Optionally** power can be supplied through FPGA VIN header J1.





**1 x Auxillary Power output Headers**




VALENTFX-LOGO-500  
Logo1

VALENTFX-LOGO-750  
Logo5


LOGI-LOGO  
LOGO4




### VCC\_INT




### VCC\_AUX




### VCC0




### VCC1



### VCC2





### VCC3




Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution










### GPIO Expander - Handling of General Control Pins



### JTAG



CFG\_FLASH\_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA




M1 Strong pull down needed when expander is in reset

Self Config by default.  
- When host is use, it will pull M1 high to force slave config using GPIO expander.  
- Even though self config is default, the FPGA will not configure if a bistream is not stored in flash.

M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.  
01 = SelfConfig  
11 = SlaveConfig

Title	FPGA Configuration	
Revision:	R1.0	Sheet 3 of 7
Date:	1/22/2015	Engineer: MJones












FPGA Digital IO



SATA HIGH BANDWIDTH EXPANSION



PMOD1 PORT



PMOD2 PORT

