



A

B

C

D



U\_PERIPHERAL\_PORT\_IO  
PERIPHERAL\_PORT\_IO.SchDoc

U\_RAM  
RAM.SchDoc

U\_LOGIC\_FPGA  
LOGIC\_FPGA.SchDoc

U\_POWER\_SUPPLY  
POWER\_SUPPLY.SchDoc

U\_FPGA\_POWER\_AND\_CONFIGURATION  
FPGA\_POWER\_AND\_CONFIGURATION.SchDoc

U\_DIGITAL\_IO  
DIGITAL\_IO.SchDoc

LOGi-Bone Top Level

REVISION:

R1.0

Sheet 1 of 7

Date:


4/23/2014

Engineer: MJones




**Power: By Default Power will be supplied by the Beaglebone.**

**Optionally power can be supplied through FPGA VIN header J1.**











**1 x Auxillary Power output Headers**




- LOGI-LOGO-600
- LOGO3
- VALENTFX-LOGO-750
- Logo5
- LOGI-LOGO-750
- LOGO4






Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution



CFG\_FLASH\_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA


M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.  
01 = SelfConfig  
11 = SlaveConfig









FPGA Digital IO



SATA HIGH BANDWIDTH EXPANSION



PMOD1 PORT



PMOD2 PORT

