



Power: By Default Power will be supplied by the Beaglebone.

Optionally power can be supplied through FPGA VIN header.



Logo1
Valent Logo 750

Logo2
Valent Logo 1000



A

B

C


D

A


B

C

D



FPGA IO




Title Digital IO

Revision: RA.1 Sheet 4 of 6

Date: 7/25/2013 Engineer: M. Jones



SRAM




3V3

GND

33

11

U4
CY7C1041D-10ZSX1



VSS


VSS

12

34

GND

SDRAM



3V3

GND

3V3

GND

1

14

27


3

9

43

49

U5
SDRAM - MT48LC16M16A2P-7E



VSS

VSS

VSS

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

VSSQ

Title
RAM

Revision: *

Date: 7/25/2013

Sheet 5 of 6

Engineer: MJones





Valentix
ELECTRONICS INNOVATION