

U_POWER_SUPPLY
POWER_SUPPLY.SchDoc




U_LOGIC_FPGA
LOGIC_FPGA.SchDoc



U_DIGITAL_IO
DIGITAL_IO.SchDoc




U_FPGA_POWER_AND_CONFIGURATION
FPGA_POWER_AND_CONFIGURATION.SchDoc



U_RAM
RAM.SchDoc




U_PERIPHERAL_PORT_IO
PERIPHERAL_PORT_IO.SchDoc



Title	LOGi-Pi Top Level		
Revision:	R1.0	Sheet	1 of 7
Date:	1/27/2014	Engineer:	Michael Jones



Power: By Default Power will be supplied by the .
Raspberry Pi
Optionally power can be supplied through
FPGA VIN header.




VALENTFX-LOGO-500
Logo2

VALENTFX-LOGO-750
Logo3


LOGI-LOGO-600
LOGO4

LOGI-LOGO-1000
LOGO1


VCC_INT




VCC_AUX




VCCO




VCC1














VCC2



VCC3




Decoupling cap configuration recommended by Xilinx UG393 (V1.2) for Spartan 6 power distribution



M1 default 1
M0 default 1



CFG_FLASH_RST will force all flash pins into HiZ removing any conflict while the BB is configuring FPGA

M[1:0] pull ups are set to select Self config by default. See UG380 p40 for pin descriptions.
01 = SelfConfig
11 = SlaveConfig





DIGITAL IO



PMOD1







PMOD2



PMOD3



PMOD4



A

B

C

D

A

B

C

D

