# Computer Fundamentals Metrics and Performance

#### **Computer Organization**

Thursday, 01 October 2020




## Summary

- Fundamentals of computer architecture
  - Main elements of a computer
  - Inside the processor
  - Assembly language
- Performance metrics
  - Clock rate
  - CPI




# Computer System






# Anatomy of a Computer





# Opening the Box









## Inside the Processor

AMD Barcelona: 4 processor cores








## Inside the Processor (CPU)


- Datapath: performs operations on data
- Control: sequences datapath, memory, ...





## Below Your Program

- Application software
  - Written in high-level language (HLL)
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers





## Levels of Program Code

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

High-level language program (in C)


swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}



Assembly language program (for MIPS)

swap:

muli \$2, \$5,4
add \$2, \$4,\$2
lw \$15, 0(\$2)
lw \$16, 4(\$2)
sw \$16, 0(\$2)
sw \$15, 4(\$2)
ir \$31



Binary machine language program (for MIPS)




## **Understanding Performance**

- Algorithm
  - Determines number of operations executed
- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- I/O system (including OS)
  - Determines how fast I/O operations are executed



## **Defining Performance**

#### Which airplane has the best performance?



# Response Time and Throughput

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...



## Relative Performance

- Define: Performance = 1 / Execution Time
- "X is n times faster than Y"

$$SpeedUp = \frac{\text{Performance}_X}{\text{Performance}_Y} = \frac{\text{Execution Time}_Y}{\text{Execution Time}_X} = n$$

- Example: time taken to run a program
  - 10s on A, 15s on B
  - Execution Time<sub>B</sub> / Execution Time<sub>A</sub>= 15s / 10s = 1.5
  - So A is 1.5 times faster than B



## Measuring Execution Time

#### Elapsed time

- Total response time, including all aspects
  - Processing, I/O, OS overhead, idle time
- Determines system performance


#### CPU time

- Time spent processing a given job
  - Discounts I/O time, other jobs' shares
- Comprises user CPU time and system CPU time
- Different programs are affected differently by CPU and system performance



## **CPU Clocking**

Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
   e.g., T<sub>clk</sub> = 250ps = 0.25ns = 250×10<sup>-12</sup>s
- Clock frequency (rate): cycles per second
   e.g., f<sub>clk</sub>= 1/T<sub>clk</sub> = 4.0GHz = 4,000MHz = 4.0×10<sup>9</sup>Hz



## **CPU Time**

CPU Time = CPU Clock Cycles × Clock Cycle Time

= CPU Clock Cycles

Clock Rate

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count



## **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

Clock Cycles<sub>A</sub> = CPU Time<sub>A</sub> × Clock Rate<sub>A</sub>  
= 
$$10s \times 2GHz = 20 \times 10^9$$

Clock Rate<sub>B</sub> = 
$$\frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4$$
GHz



## Instruction Count and CPI

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction (CPI)
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

```
\begin{aligned} & \text{Clock Cycles} = \text{Instruction Count} \times \text{Cycles per Instruction} \\ & \text{CPU Time} = \text{Instruction Count} \times \text{CPI} \times \text{Clock Cycle Time} \\ & = \frac{\text{Instruction Count} \times \text{CPI}}{\text{Clock Rate}} \end{aligned}
```



## **CPI Example**

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} &\mathsf{CPUTime}_{A} = \mathsf{Instruction}\,\mathsf{Count} \times \mathsf{CPI}_{A} \times \mathsf{Cycle}\,\mathsf{Time}_{A} \\ &= \mathsf{I} \times 2.0 \times 250 \mathsf{ps} = \mathsf{I} \times 500 \mathsf{ps} & \qquad \mathsf{A}\,\mathsf{is}\,\mathsf{faster...} \end{aligned}$$
 
$$\mathsf{CPUTime}_{B} = \mathsf{Instruction}\,\mathsf{Count} \times \mathsf{CPI}_{B} \times \mathsf{Cycle}\,\mathsf{Time}_{B} \\ &= \mathsf{I} \times 1.2 \times 500 \mathsf{ps} = \mathsf{I} \times 600 \mathsf{ps} \end{aligned}$$
 
$$\mathsf{SpeedUp} = \frac{\mathsf{CPUTime}_{B}}{\mathsf{CPUTime}_{A}} = \frac{\mathsf{I} \times 600 \mathsf{ps}}{\mathsf{I} \times 500 \mathsf{ps}} = 1.2 \qquad \mathsf{....} \mathsf{by}\,\mathsf{this}\,\mathsf{much} \end{aligned}$$



#### **CPI in More Detail**

If different instruction classes take different numbers of cycles:

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_{i} \times Instruction \ Count_{i})$$

Weighted average CPI:

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left( CPI_i \times \frac{Instruction \ Count_i}{Instruction \ Count} \right)$$

Relative frequency



## **CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C

IC = Instruction Count

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

#### Sequence 1:

#### Sequence 2:



## A Simple Example

Ор	Freq	CPI <sub>i</sub>	Freq x CPI <sub>i</sub>
ALU	50%	1	.5
Load	20%	5	1.0
Store	10%	3	.3
Branch	20%	2	.4
CPI =			2.2

.5	.5	.25
.4	1.0	1.0
.3	.3	.3
.4	.2	.4

1.95

2.0

CC = Clock Cycles

 How much faster would the machine be if a better data cache reduced the average load time to 2 cycles?

CPU time new = 1.6 x IC x CC so  $CPU_{old}/CPU_{new} = 2.2/1.6$  means 37.5% faster

 How does this compare with using branch prediction to shave a cycle off the branch time?

CPU time new =  $2.0 \times IC \times CC$  so  $CPU_{old}/CPU_{new} = 2.2/2.0$  means 10% faster

What if two ALU instructions could be executed at once?

CPU time new =  $1.95 \times IC \times CC$  so  $CPU_{old}/CPU_{new} = 2.2/1.95$  means 12.8% faster



## Performance Summary

- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, T<sub>clk</sub>

$$CPU \, Time = \frac{Instructions}{Program} \times \frac{Clock \, cycles}{Instruction} \times \frac{Seconds}{Clock \, cycle}$$



#### MIPS as a Performance Metric

#### MIPS: Millions of Instructions Per Second

- Pitfall: Doesn't account for
  - Differences in ISAs between computers
  - Differences in complexity between instructions


$$\begin{aligned} \text{MIPS} &= \frac{Instruction \, count}{Execution \, time \times 10^6} \\ &= \frac{Instruction \, count}{Instruction \, count \times CPI} \times 10^6 \\ &= \frac{Clock \, rate}{CPI \times 10^6} \end{aligned}$$

– CPI varies between programs on a given CPU



## SPEC CPU Benchmark

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - Normalize relative to reference machine
  - Summarize as geometric mean of performance ratios
    - CINT2006 (integer) and CFP2006 (floating-point)





# CINT2006 for Intel Core i7 920


Description	Name	Instruction Count x 10 <sup>9</sup>	СРІ	Clock cycle time (seconds x 10 <sup>-9</sup> )	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean		_	-		-	_	25.7



## Other Performance Metrics

Power consumption – especially in the embedded market where battery life is important

 For power-limited applications, the most important metric is energy efficiency



Relative performance per watt



## Comparing Relative Performance

Guiding principle in reporting performance measurements is reproducibility. List everything another experimenter would need to duplicate the experiment:

- version of the operating system
- compiler settings
- input set used
- specific computer configuration:
  - clock rate, cache and memory sizes and speed, etc.

#### Benchmark set revised periodically:

Designers target performance specifically for common benchmarks



## Amdahl's Law

Pitfall: Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$
$$= \left(\frac{f}{improvement factor} + (1-f)\right) T_{original}$$

Speedup=
$$\frac{T_{\text{original}}}{T_{\text{improved}}} = \frac{1}{\frac{f}{\text{improvement factor}}} + (1-f)$$

Corollary: make the common case fast!



## **Next Class**

- Assembly Instructions
- Instruction Set Architecture (ISA)
- MIPS ISA
- Binary Representation



# Computer Fundamentals Metrics and Performance

#### Computer Organization

Thursday, 01 October 2020



Many slides adapted from: Computer Organization and Design, Patterson & Hennessy 5th Edition, © 2014, MK