

FIFO

Synchronous FIFO Verification project



Prepared by
ABDELRAHMAN MAHMOUD

Contents

DESIGN SPECIFICATION:	4
DESIGN BUGS:	5
BUG #1: Missing reset for wr_ack & overflow	5
BUG #2: Missing simultaneous Read/Write handling	6
BUG #3: incorrect almostfull assignment	7
BUG #4: incorrect underflow assignment	8
BUG #5: Missing simultaneous Read/Write handling	9
ORIGINAL DESIGN CODE:	10
MMODIFIED DESIGN CODE WITH SVA:	11
Interface:	14
SHARED PACKAGE:	14
TOP MODULE:	15
MONITOR CLASS:	16
SCOREBOARD CLASS:	17
COVERAGE CLASS:	18
TRANSACTION CLASS:	20
TEST BENCH:	21
SRC_FILES LIST:	22
DO FILE:	22
VERIFICATION PLAN:	23
FUNCTIONAL COVERAGE REPORT:	23
SVA COVERAGE REPORT:	24

CODE COVERAGE REPORT:.....26

- Statement coverage:26**
- Branch coverage:28**
- Toggle coverage:29**

Questa sim snippets:.....30

- Reset:30**
- Waveforms:30**

DESIGN SPECIFICATION:

Parameters

- FIFO_WIDTH: DATA in/out and memory word width (default: 16)
- FIFO_DEPTH: Memory depth (default: 8)

Ports

Port	Direction	Function
data_in	Input	Write Data: The input data bus used when writing the FIFO.
wr_en		Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO
rd_en		Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO
clk		Clock signal
rst_n		Active low asynchronous reset
data_out	Output	Read Data: The sequential output data bus used when reading from the FIFO.
full		Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO.
almostfull		Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full.
empty		Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO.
almostempty		Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty.
overflow		Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO.
underflow		Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO.
wr_ack		Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded.

DESIGN BUGS:

BUG #1: Missing reset for wr_ack & overflow

➤ Original code:

```
● ● ●  
1 always @(posedge intf.clk or negedge intf.rst_n) begin  
2     if (!intf.rst_n) begin  
3         wr_ptr <= 0;  
4         intf.wr_ack <= 0; // Fix 1: Explicit reset for wr_ack  
5         intf.overflow <= 0; // Fix 1: Explicit reset for overflow  
6     end
```

➤ Fixed code:

```
● ● ●  
1 always @(posedge clk or negedge rst_n) begin  
2     if (!rst_n) begin  
3         wr_ptr <= 0;  
4     end
```

BUG #2: Missing simultaneous Read/Write handling

➤ Original code:

```
● ● ●  
1 always @(posedge clk or negedge rst_n) begin  
2     if (!rst_n) begin  
3         rd_ptr <= 0;  
4     end
```

➤ Fixed code:

```
● ● ●  
1 always @(posedge intf.clk or negedge intf.rst_n) begin  
2     if (!intf.rst_n) begin  
3         rd_ptr <= 0;  
4         intf.data_out <= 0;  
5         intf.underflow <= 0;  
6     end
```

BUG #3: incorrect almostfull assignment

➤ Original code:



```
1 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

➤ Fixed code:



```
1 assign intf.almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0 ;
```

BUG #4: incorrect underflow assignment

➤ Original code:

```
1 assign underflow = (empty && rd_en)? 1 : 0;
```

➤ Fixed code:

```
1 always @(posedge intf.clk or negedge intf.rst_n) begin
2     if (!intf.rst_n) begin
3         rd_ptr <= 0;
4         intf.data_out <= 0;
5         intf.underflow <= 0;
6     end
7     else if (intf.rd_en && count != 0) begin
8         intf.data_out <= mem[rd_ptr];
9         rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
10        intf.underflow <= 0;
11    end
12    else if (intf.rd_en & intf.empty) begin
13        intf.underflow <= 1;
14    end
15    else
16        intf.underflow <= 0;
17 end
```

- Underflow was implemented as combinational signal while it should be registered to match error flags.

BUG #5: Missing simultaneous Read/Write handling

➤ Original code:

```
● ● ●  
1 always @(posedge clk or negedge rst_n) begin  
2     if (!rst_n) begin  
3         count <= 0;  
4     end  
5     else begin  
6         if  ( ({wr_en, rd_en} == 2'b10) && !full)  
7             count <= count + 1;  
8         else if ( ({wr_en, rd_en} == 2'b01) && !empty)  
9             count <= count - 1;  
10    end  
11 end
```

➤ Fixed code:

```
● ● ●  
1 always @(posedge intf.clk or negedge intf.rst_n) begin  
2     if (!intf.rst_n) begin  
3         count <= 0;  
4     end  
5     else begin  
6         if  ( ({intf.wr_en, intf.rd_en} == WR_ONLY && !intf.full) ||  
7              ({intf.wr_en, intf.rd_en} == TWO_EN && intf.empty) )  
8             count <= count + 1;  
9  
10        else if ( ({intf.wr_en, intf.rd_en} == RD_ONLY && !intf.empty) ||  
11                  ({intf.wr_en, intf.rd_en} == TWO_EN && intf.full) )  
12            count <= count - 1;  
13    end  
14 end
```

ORIGINAL DESIGN CODE:

```
● ● ●
1 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
2 parameter FIFO_WIDTH = 16;
3 parameter FIFO_DEPTH = 8;
4 input [FIFO_WIDTH-1:0] data_in;
5 input clk, rst_n, wr_en, rd_en;
6 output reg [FIFO_WIDTH-1:0] data_out;
7 output reg wr_ack, overflow;
8 output full, empty, almostfull, almostempty, underflow;
9
10 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
11
12 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
15 reg [max_fifo_addr:0] count;
16
17 always @(posedge clk or negedge rst_n) begin
18     if (!rst_n) begin
19         wr_ptr <= 0;
20     end
21     else if (wr_en && count < FIFO_DEPTH) begin
22         mem[wr_ptr] <= data_in;
23         wr_ack <= 1;
24         wr_ptr <= wr_ptr + 1;
25     end
26     else begin
27         wr_ack <= 0;
28         if (full & wr_en)
29             overflow <= 1;
30         else
31             overflow <= 0;
32     end
33 end
34
35 always @(posedge clk or negedge rst_n) begin
36     if (!rst_n) begin
37         rd_ptr <= 0;
38     end
39     else if (rd_en && count != 0) begin
40         data_out <= mem[rd_ptr];
41         rd_ptr <= rd_ptr + 1;
42     end
43 end
44
45 always @(posedge clk or negedge rst_n) begin
46     if (!rst_n) begin
47         count <= 0;
48     end
49     else begin
50         if ((wr_en, rd_en) == 2'b10) && !full)
51             count <= count + 1;
52         else if ((wr_en, rd_en) == 2'b01) && !empty)
53             count <= count - 1;
54     end
55 end
56
57 assign full = (count == FIFO_DEPTH)? 1 : 0;
58 assign empty = (count == 0)? 1 : 0;
59 assign underflow = (empty && rd_en)? 1 : 0;
60 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
61 assign almostempty = (count == 1)? 1 : 0;
62
63 endmodule
```

MODIFIED DESIGN CODE WITH SVA:

```
1 module FIFO #(parameter FIFO_DEPTH = 8,parameter FIFO_WIDTH = 16)(FIFO_if.DUT intf);
2
3 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
4
5 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
6 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
7 reg [max_fifo_addr:0] count;
8
9 localparam TWO_EN = 2'b11;
10 localparam WR_ONLY = 2'b10;
11 localparam RD_ONLY = 2'b01;
12
13 always @(posedge intf.clk or negedge intf.rst_n) begin
14     if (!intf.rst_n) begin
15         wr_ptr <= 0;
16         intf.wr_ack <= 0; // Fix 1: Explicit reset for wr_ack
17         intf.overflow <= 0; // Fix 1: Explicit reset for overflow
18     end
19     else if (intf.wr_en && count < FIFO_DEPTH) begin
20         mem[wr_ptr] <= intf.data_in;
21         intf.wr_ack <= 1;
22         wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
23         intf.overflow <= 0;
24     end
25     else begin
26         intf.wr_ack <= 0;
27         if (intf.full & intf.wr_en)
28             intf.overflow <= 1;
29         else
30             intf.overflow <= 0;
31     end
32 end
33
34 always @(posedge intf.clk or negedge intf.rst_n) begin
35     if (!intf.rst_n) begin
36         rd_ptr <= 0;
37         intf.data_out <= 0;
38         intf.underflow <= 0;
39     end
40     else if (intf.rd_en && count != 0) begin
41         intf.data_out <= mem[rd_ptr];
42         rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
43         intf.underflow <= 0;
44     end
45     else if (intf.rd_en & intf.empty) begin
46         intf.underflow <= 1;
47     end
48     else
49         intf.underflow <= 0;
50 end
51
52 always @(posedge intf.clk or negedge intf.rst_n) begin
53     if (!intf.rst_n) begin
54         count <= 0;
55     end
56     else begin
57         if ( ({intf.wr_en, intf.rd_en} == WR_ONLY && !intf.full) ||
58             ({intf.wr_en, intf.rd_en} == TWO_EN && intf.empty) )
59             count <= count + 1;
60
61         else if ( ({intf.wr_en, intf.rd_en} == RD_ONLY && !intf.empty) ||
62                   ({intf.wr_en, intf.rd_en} == TWO_EN && intf.full) )
63             count <= count - 1;
64     end
65 end
66
67 assign intf.full      = (count == FIFO_DEPTH) ? 1 : 0 ;
68 assign intf.empty     = (count == 0) ? 1 : 0 ;
69 assign intf.almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DEPTH - 1
70 assign intf.almostempty = (count == 1) ? 1 : 0 ;
71
```

```

1 //FIFO_1
2 /////////////////////////////////
3 // b. Write Acknowledge
4 property write_ack;
5     @(posedge intf.clk) disable iff(!intf.rst_n)
6         (intf.wr_en && !intf.full) |=> (intf.wr_ack);
7 endproperty
8 assert property(write_ack)
9 else $error("Assertion FAILED: wr_ack not set correctly after write");
10
11 // c. Overflow Detection
12 property overflow_detection;
13     @(posedge intf.clk) disable iff(!intf.rst_n)
14         (intf.wr_en && intf.full) |=> (intf.overflow);
15 endproperty
16 assert property(overflow_detection)
17 else $error("Assertion FAILED: Overflow flag not set correctly when writing to full FIFO");
18
19 // d. Underflow Detection
20 property underflow_detection;
21     @(posedge intf.clk) disable iff(!intf.rst_n)
22         (intf.rd_en && intf.empty) |=> (intf.underflow);
23 endproperty
24 assert property(underflow_detection)
25 else $error("Assertion FAILED: Underflow flag not set correctly when reading from empty FIFO");
26
27 // e. Empty Flag Assertion
28 property Empty_Flag_Assertion;
29     @(posedge intf.clk) disable iff(!intf.rst_n)
30         (count==0) |-> (intf.empty);
31 endproperty
32 assert property(Empty_Flag_Assertion)
33 else $error("Assertion FAILED: empty flag mismatch with count==0");
34
35 // f. Full Flag Assertion
36 property Full_Flag_Assertion;
37     @(posedge intf.clk) disable iff(!intf.rst_n)
38         (count==FIFO_DEPTH) |-> (intf.full);
39 endproperty
40 assert property(Full_Flag_Assertion)
41 else $error("Assertion FAILED: full flag mismatch with count==FIFO_DEPTH");
42

```

```

1 // g. Almost Full Condition
2 property Almost_Full_Condition;
3     @(posedge intf.clk) disable iff(!intf.rst_n)
4         (count==FIFO_DEPTH-1) |-> (intf.almostfull);
5 endproperty
6 assert property(Almost_Full_Condition)
7 else $error("Assertion FAILED: almostfull flag mismatch with count==FIFO_DEPTH-2");
8
9 // h. Almost Empty Condition
10 property Almost_empty_Condition;
11     @(posedge intf.clk) disable iff(!intf.rst_n)
12         (count==1) |-> (intf.almostempty);
13 endproperty
14 assert property(Almost_empty_Condition)
15 else $error("Assertion FAILED: almostempty flag mismatch with count==1");
16
17 // i. Write Pointer Wraparound
18 property write_pointer_wraparound;
19     @(posedge intf.clk) disable iff(!intf.rst_n)
20         (wr_ptr==FIFO_DEPTH-1 && intf.wr_en && !intf.full) |=> (wr_ptr==0);
21 endproperty
22 assert property(write_pointer_wraparound)
23 else $error("Assertion FAILED: wr_ptr did not wrap around to 0");
24
25 // j. Read Pointer Wraparound
26 property read_pointer_wraparound;
27     @(posedge intf.clk) disable iff(!intf.rst_n)
28         (rd_ptr==FIFO_DEPTH-1 && intf.rd_en && !intf.empty) |=> (rd_ptr==0);
29 endproperty
30 assert property(read_pointer_wraparound)
31 else $error("Assertion FAILED: rd_ptr did not wrap around to 0");
32
33 // k. Write Pointer Threshold
34 property write_pointer_threshold;
35     @(posedge intf.clk) wr_ptr inside {[0:FIFO_DEPTH-1]};
36 endproperty
37 assert property(write_pointer_threshold)
38 else $error("Assertion FAILED: wr_ptr exceeded valid FIFO range");
39
40 // l. Read Pointer Threshold
41 property read_pointer_threshold;
42     @(posedge intf.clk) rd_ptr inside {[0:FIFO_DEPTH-1]};
43 endproperty
44 assert property(read_pointer_threshold)
45 else $error("Assertion FAILED: rd_ptr exceeded valid FIFO range");
46
47 // m. Count Threshold
48 property count_threshold;
49     @(posedge intf.clk) count inside {[0:FIFO_DEPTH]};
50 endproperty
51 assert property(count_threshold)
52 else $error("Assertion FAILED: count exceeded FIFO_DEPTH");
53
54 // ---- coverage points ----
55 cover property(after_reset);
56 cover property(write_ack);
57 cover property(overflow_detection);
58 cover property(underflow_detection);
59 cover property(Empty_Flag_Assertion);
60 cover property(Full_Flag_Assertion);
61 cover property(Almost_Full_Condition);
62 cover property(Almost_empty_Condition);
63 cover property(write_pointer_wraparound);
64 cover property(read_pointer_wraparound);
65 cover property(write_pointer_threshold);
66 cover property(read_pointer_threshold);
67     cover property(count_threshold);
68 `endif
69 endmodule

```

Interface:

```
● ● ●  
1 interface FIFO_if #(parameter FIFO_DEPTH = 8,parameter FIFO_WIDTH = 16)(input logic clk);  
2     logic [FIFO_WIDTH-1:0] data_in;  
3     logic rst_n, wr_en, rd_en;  
4  
5     // signals driven by the DUT must be var  
6     var logic [FIFO_WIDTH-1:0] data_out;  
7     var logic wr_ack, overflow ;  
8     var logic full, empty, almostfull, almostempty, underflow ;  
9  
10    // Modports  
11    modport DUT (  
12        input clk, rst_n, wr_en, rd_en, data_in,  
13        output data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty  
14    );  
15  
16    modport TB (  
17        output rst_n, wr_en, rd_en, data_in,  
18        input clk, data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty  
19    );  
20  
21    modport MONITOR (  
22        input clk, rst_n, wr_en, rd_en, data_in,  
23        input data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty  
24    );  
25  
26 endinterface  
27
```

SHARED PACKAGE:

```
● ● ●  
1 package shared_pkg;  
2     bit test_finished = 0;  
3     integer error_count = 0;  
4     integer correct_count = 0;  
5     // event to synchronize monitor after TB drives stimulus  
6     event sample_event;  
7 endpackage  
8
```

TOP MODULE:

```
 1 module top();
 2   parameter FIFO_WIDTH = 16;
 3   parameter FIFO_DEPTH = 8;
 4
 5   logic clk;
 6
 7   // clock
 8   initial begin
 9     clk = 0;
10     forever #5 clk = ~clk;
11   end
12
13   // interface instance (driven by top clock)
14   FIFO_if #(FIFO_DEPTH,FIFO_WIDTH) intf (clk);
15
16   // DUT (accepts interface modport)
17   FIFO #(FIFO_DEPTH,FIFO_WIDTH) dut (intf.DUT);
18
19   // instantiate TB to drive the interface (use TB modport)
20   FIFO_tb tb_inst (intf.TB);
21
22   // instantiate MONITOR
23   monitor monitor_inst (intf.MONITOR);
24
25   // checking the functionality of the asynchronous reset
26   always_comb begin
27     if (!intf.rst_n) begin
28       async_reset_assertion: assert final(
29         !intf.data_out && !intf.full      && !intf.almostfull && !intf.underflow &&
30         intf.empty    && !intf.almostempty && !intf.overflow  && !intf.wr_ack);
31       async_reset_cover: cover final(!intf.data_out && !intf.full && !intf.almostfull && !intf.empty && !intf.almostempty && !intf.overflow && !intf.underflow && !intf.wr_ack);
32     end
33   end
34
35 endmodule
36
```

MONITOR CLASS:

```
 1 import transaction_pkg::*;
 2 import coverage_pkg::*;
 3 import scoreboard_pkg::*;
 4 import shared_pkg::*;
 5 module monitor #(parameter FIFO_DEPTH = 8, parameter FIFO_WIDTH = 16)(FIFO_if.MONITOR intf);
 6
 7   FIFO_transaction trans = new();
 8   FIFO_coverage cov = new();
 9   FIFO_scoreboard score = new();
10
11   initial begin
12     forever begin
13       wait(sample_event.triggered);
14       @(negedge intf.clk)
15
16       //assign interface data variables to the data variables of the trans
17       trans.data_in    = intf.data_in;
18       trans.clk        = intf.clk;
19       trans.rst_n      = intf.rst_n;
20       trans.wr_en      = intf.wr_en;
21       trans.rd_en      = intf.rd_en;
22       trans.data_out   = intf.data_out;
23       trans.wr_ack     = intf.wr_ack;
24       trans.overflow   = intf.overflow;
25       trans.underflow  = intf.underflow;
26       trans.full       = intf.full;
27       trans.empty      = intf.empty;
28       trans.almostfull = intf.almostfull;
29       trans.almostempty = intf.almostempty;
30
31     fork
32       begin
33         cov.sample_data(trans);
34       end
35       begin
36         score.check_data(trans);
37       end
38     join
39
40     if (test_finished) begin
41       $display("Simulation finished..... Correct_counts =
42 , Errors_count$stop;%d", correct_count, error_count);
43     end
44   end
45 end
46 endmodule
47
```

SCOREBOARD CLASS:

```
1 package scoreboard_pkg;
2     import transaction_pkg::*;
3     import shared_pkg::*;
4
5     parameter FIFO_WIDTH = 16;
6     parameter FIFO_DEPTH = 8;
7
8     int size = 0;
9
10    class FIFO_scoreboard;
11        logic [FIFO_WIDTH-1 : 0] data_out_ref ;
12
13        bit [15:0] ref_mem[$]; //queue for FIFO storage
14
15        function void check_data (input FIFO_transaction txn);
16            reference_model(txn);
17            if (txn.data_out !== data_out_ref) begin
18                $error(" Mismatch! DUT vs REF\n", " data_out: DUT=%0h REF=%0h\n", txn.data_out, data_out_ref);
19                error_count++;
20            end
21            else begin
22                correct_count++;
23            end
24        endfunction
25
26        function void reference_model (input FIFO_transaction txn);
27            size = ref_mem.size();
28            // Handle reset
29            if (!txn.rst_n) begin
30                ref_mem.delete();
31                data_out_ref = 0;
32                size = 0 ;
33            end
34            // Handle write only
35            else if (txn.wr_en && !txn.rd_en) begin
36                if (!(size==8)) begin
37                    ref_mem.push_back(txn.data_in);
38                end
39            end
40            // Handle read only
41            else if (!txn.wr_en && txn.rd_en) begin
42                if (!(size==0)) begin
43                    data_out_ref = ref_mem.pop_front();
44                end
45            end
46            // Handle READ && WRITE together
47            else if (txn.wr_en && txn.rd_en) begin
48                if (size==0) begin //write only
49                    ref_mem.push_back(txn.data_in);
50                end
51                else if (size==8) begin //read only
52                    data_out_ref = ref_mem.pop_front();
53                end
54                else begin
55                    data_out_ref = ref_mem.pop_front();
56                    ref_mem.push_back(txn.data_in);
57                end
58            end
59        endfunction
60    endclass
61 endpackage
```

COVERAGE CLASS:



```
1 package coverage_pkg;
2     import transaction_pkg::*;
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5
6     class FIFO_coverage;
7         FIFO_transaction F_cvg_txn = new();
8
9         covergroup FIFO_cg;
10            option.per_instance = 1;
11
12            // simple coverpoints for wr_en / rd_en
13            cp_wr : coverpoint F_cvg_txn.wr_en {
14                bins write_0 = {0};
15                bins write_1 = {1};
16            }
17            cp_rd : coverpoint F_cvg_txn.rd_en {
18                bins read_0 = {0};
19                bins read_1 = {1};
20            }
21
22            // status / event coverpoints
23            cp_full : coverpoint F_cvg_txn.full {
24                bins full_0 = {0};
25                bins full_1 = {1};
26            }
27
28            cp_almostfull : coverpoint F_cvg_txn.almostfull {
29                bins almostfull_0 = {0};
30                bins almostfull_1 = {1};
31            }
32
33            cp_empty : coverpoint F_cvg_txn.empty {
34                bins empty_0 = {0};
35                bins empty_1 = {1};
36            }
37
38            cp_almostempty : coverpoint F_cvg_txn.almostempty {
39                bins almostempty_0 = {0};
40                bins almostempty_1 = {1};
41            }
42
43            // event-like coverpoints (these we will protect with ignore_bins)
44            cp_overflow : coverpoint F_cvg_txn.overflow {
45                bins overflow_0 = {0};
46                bins overflow_1 = {1};
47            }
48
```

```

1      cp_underflow : coverpoint F_cvg_txn.underflow {
2          bins underflow_0 = {0};
3          bins underflow_1 = {1};
4      }
5
6      cp_wr_ack : coverpoint F_cvg_txn.wr_ack {
7          bins wr_ack_0 = {0};
8          bins wr_ack_1 = {1};
9      }
10
11     // ----- crosses -----
12     cross_almostfull : cross cp_wr, cp_rd, cp_almostfull;
13     cross_almostempty : cross cp_wr, cp_rd, cp_almostempty;
14     cross_empty : cross cp_wr, cp_rd, cp_empty;
15     // full: ignore cases where full==1 but wr_en=={0,1} ,rd_en==1
16     cross_full : cross cp_wr, cp_rd, cp_full {
17         //full flag can not be high after reading data
18         ignore_bins case1_full = binsof(cp_full.full_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
19         ignore_bins case2_full = binsof(cp_full.full_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_1);
20     }
21     // overflow: ignore cases where overflow==1 but wr_en==0 ,rd_en=={0,1}
22     cross_overflow : cross cp_wr, cp_rd, cp_overflow {
23         //overflow flag can not be high without writing new data in memory
24         ignore_bins case1_overflow = binsof(cp_overflow.overflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
25         ignore_bins case2_overflow = binsof(cp_overflow.overflow_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
26     }
27     // underflow: ignore cases where underflow==1 but wr_en=={0,1} ,rd_en==0
28     cross_underflow : cross cp_wr, cp_rd, cp_underflow {
29         //underflow flow flag can not be high without reading data from memory
30         ignore_bins case1_underflow = binsof(cp_underflow.underflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
31         ignore_bins case2_underflow = binsof(cp_underflow.underflow_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_1);
32     }
33     // wr_ack: ignore cases where wr_ack==1 but wr_en==0 ,rd_en=={0,1}
34     cross_wr_ack : cross cp_wr, cp_rd, cp_wr_ack {
35         //wr_ack flag can not be high without writing new data in memory
36         ignore_bins case1_wr_ack = binsof(cp_wr_ack.wr_ack_1) && binsof(cp_rd.read_0)&& binsof(cp_wr.write_0);
37         ignore_bins case2_wr_ack = binsof(cp_wr_ack.wr_ack_1) && binsof(cp_rd.read_1)&& binsof(cp_wr.write_0);
38     }
39 endgroup
40
41     // constructor
42     function new();
43         FIFO_cg = new();
44     endfunction
45
46     function void sample_data(FIFO_transaction F_txn);
47         F_cvg_txn = F_txn;
48         FIFO_cg.sample();
49     endfunction
50 endclass
51 endpackage
52

```

TRANSACTION CLASS:

```
● ● ●
1 package transaction_pkg;
2     import shared_pkg::*;
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5
6     class FIFO_transaction ;
7         logic clk ;
8         rand logic rst_n ;
9         rand logic wr_en ;
10        rand logic rd_en ;
11        rand logic [FIFO_WIDTH-1 : 0] data_in ;
12        logic [FIFO_WIDTH-1 : 0] data_out ;
13        logic wr_ack,overflow ;
14        logic full, empty, almostfull, almostempty, underflow ;
15
16        integer RD_EN_ON_DIST ;
17        integer WR_EN_ON_DIST ;
18
19        function new (integer RD_EN_ON = 30 ,integer WR_EN_ON = 70 );
20            this.RD_EN_ON_DIST = RD_EN_ON ;
21            this.WR_EN_ON_DIST = WR_EN_ON ;
22        endfunction
23
24        //Constraint the reset to be deactivated most of the time
25        constraint Reset {rst_n dist {1 := 90 , 0 := 10};} ;
26
27        //Constraint the write enable to be high with distribution of the value
28        //WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST
29        constraint write {wr_en dist {1 := WR_EN_ON_DIST , 0 := (100-WR_EN_ON_DIST)};} ;
30
31        //Constraint the read enable the same as write enable but using RD_EN_ON_DIST
32        constraint read {rd_en dist {1 := RD_EN_ON_DIST , 0 := (100-RD_EN_ON_DIST)};} ;
33
34    endclass
35 endpackage
```

TEST BENCH:

```
● ● ●

1 import transaction_pkg::*;
2 import shared_pkg::*;
3 module FIFO_tb (FIFO_if.TB intf);
4
5     FIFO_transaction a = new();
6
7     initial begin
8         // start with reset high, set safe defaults
9         //FIFO_0
10        intf.rst_n      = 1;
11        intf.wr_en      = 0;
12        intf.rd_en      = 0;
13        intf.data_in    = 0;
14
15        // settle for a couple clocks
16        repeat (2) @(negedge intf.clk);
17
18        // apply a clean async reset pulse
19        intf.rst_n = 0;
20        @(negedge intf.clk);
21        intf.rst_n = 1;
22        @(negedge intf.clk);
23
24        //FIFO_1
25        repeat(1000) begin
26            assert (a.randomize()) else $fatal("randomize failed");
27            @(negedge intf.clk);
28            // Drive interface from randomized transaction
29            intf.rst_n      = a.rst_n;
30            intf.wr_en      = a.wr_en;
31            intf.rd_en      = a.rd_en;
32            intf.data_in    = a.data_in;
33
34            -> sample_event;
35        end
36
37        // Assert test_finished to stop monitor
38        test_finished = 1;
39    end
40 endmodule
```

SRC_FILES LIST:

```
● ● ●  
1 shared_pkg.sv  
2 transaction_pkg.sv  
3 scoreboard_pkg.sv  
4 coverage_pkg.sv  
5 FIFO_interface.sv  
6 FIFO.sv  
7 monitor.sv  
8 FIFO_tb.sv  
9 top.sv
```


DO FILE:

```
● ● ●  
1 vlib work  
2 vlog -f src_files +define+SIM +cover -covercells  
3 vsim -voptargs=+acc top -cover  
4 add wave -position insertpoint sim:/top/intf/*  
5 coverage save top.ucdb -onexit  
6 run 0  
7 run -all
```

VERIFICATION PLAN:

A	B		D	E	
1	Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_0	Reset Behavior: When the active-low reset (rst_n) is asserted, the write pointer (wr_ptr), read pointer (rd_ptr), and item count (count) must be reset to 0. All output signals reset to 0.	Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the time	-	A checker in the score board to make sure the output is correct and concurrent assertions to check internal signals	
FIFO_1	when wr_en is high, we will write in memory data_in incase of memory is not full ,when rd_en is high data_out will take the values from memory incase of not empty memory	Randomized during simulation due to constraints to make wr_en is high 70% of time and rd_en to be high 30% of	cover all cases of wr_en, rd_en ,full and empty ,almostfull ,almostempty , wr_ack ,overflow and underflow and ignore some cases as wr_en and rd_en both low	Output Checked against reference model in the score board and SVA inside design file to check internal signals	
3					

FUNCTIONAL COVERAGE REPORT:



SVA COVERAGE REPORT:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Tm
/top/async_reset_assertion	Immediate	SVA	on	0	1	-	-	-	-
/top/dut/assert_after_reset	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_write_ack	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_overflow_detection	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_underflow_detection	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_Empty_Flag_Assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_Full_Flag_Assertion	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_Almost_Full_Condition	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_Almost_empty_Condition	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_write_pointer_wraparound	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_read_pointer_wraparound	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_write_pointer_threshold	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_read_pointer_threshold	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top/dut/assert_count_threshold	Concurrent	SVA	on	0	1	-	0B	0B	0 r
/top_tb_inst/ublk#182146786#23/mmmed_24	Immediate	SVA	on	0	1	-	-	-	-

```

● ● ●

1 Assertion Coverage:

2 Assertions 13 13 0 100.00%
3 -----
4 Name File(Line) Failure Pass
5 Count Count
6 -----
7 /top/dut/assert__count_threshold
8 FIFO.sv(173) 0 1
9 /top/dut/assert__read_pointer_threshold
10 FIFO.sv(166) 0 1
11 /top/dut/assert__write_pointer_threshold
12 FIFO.sv(159) 0 1
13 /top/dut/assert__read_pointer_wraparound
14 FIFO.sv(152) 0 1
15 /top/dut/assert__write_pointer_wraparound
16 FIFO.sv(144) 0 1
17 /top/dut/assert__Almost_empty_Condition
18 FIFO.sv(136) 0 1
19 /top/dut/assert__Almost_Full_Condition
20 FIFO.sv(128) 0 1
21 /top/dut/assert__Full_Flag_Assertion
22 FIFO.sv(120) 0 1
23 /top/dut/assert__Empty_Flag_Assertion
24 FIFO.sv(112) 0 1
25 /top/dut/assert__underflow_detection
26 FIFO.sv(104) 0 1
27 /top/dut/assert__overflow_detection
28 FIFO.sv(96) 0 1
29 /top/dut/assert__write_ack
30 FIFO.sv(88) 0 1
31 /top/dut/assert__after_reset
32 FIFO.sv(80) 0 1
33 Branch Coverage:
34 Enabled Coverage Bins Hits Misses Coverage
35 ----- ---- ----- -----
36 Branches 26 26 0 100.00%

```

CODE COVERAGE REPORT:

➤ Statement coverage:

```
1 Statement Coverage:
2   Enabled Coverage      Bins    Hits    Misses Coverage
3   -----      ----  -----  -----
4   Statements          28     28      0  100.00%
5
6   -----Statement Details-----
7
8 Statement Coverage for instance /top/dut --
9
10  Line    Item        Count    Source
11  ----  ----  -----
12  File FIFO.sv
13  1
14
15  2
16
17  3
18
19  4
20
21  5
22
23  6
24
25  7
26
27  8
28
29  9
30
31  10
32
33  11
34
35  12
36
37  13    1      1086  always @(posedge intf.clk or negedge intf.rst_n) begin
38
39  14
40
41  15    1      170    if (!intf.rst_n) begin
42
43  16    1      170    wr_ptr <= 0;
44
45  17    1      170    intf.wr_ack <= 0; // Fix 1: Explicit reset for wr_ack
46
47  18
48
49  19
50
51  20    1      562    else if (intf.wr_en && count < FIFO_DEPTH) begin
52
53  21    1      562    mem[wr_ptr] <- intf.data_in;
54
55  22    1      562    wr_ptr <- (wr_ptr == FIFO_DEPTH-1) ? wr_ptr + 1;
56
57  23    1      562    intf.overflow <= 0;
58
59  24
60
61  25
62
63  26    1      354    end
64
65  27
66
67  28    1      98    if (intf.full & intf.wr_en)
68
69  29
70
71  30    1      264    intf.overflow <= 1;
72
73  31
74
75  32
76
77  33
78
79  34    1      1086  always @(posedge intf.clk or negedge intf.rst_n) begin
80
81  35
82
83  36    1      170    if (!intf.rst_n) begin
84
85  37    1      170    rd_ptr <= 0;
86
87  38    1      170    intf.data_out <= 0;
88
89  39
90
```

```

1  46          1           35      intf.underflow <= 1;
2
3  47          1           end
4
5  48          1           else
6
7  49          1           629      intf.underflow <= 0;
8
9  50          1           end
10
11 51
12
13 52          1           1005     always @(posedge intf.clk or negedge intf.rst_n) begin
14
15 53          1           if (!intf.rst_n) begin
16
17 54          1           169      count <= 0;
18
19 55          1           end
20
21 56          1           else begin
22
23 57          1           // Fix 2: Correctly handle simultaneous R/W on boundary conditions.
24
25 58          1           // Count + 1: Write-only or R/W on empty (Write takes precedence)
26
27 59          1           if ( ({intf.wr_en, intf.rd_en} == WR_ONLY && !intf.full) ||
28
29 60          1           ({intf.wr_en, intf.rd_en} == TWO_EN && intf.empty) )
30
31 61          1           416      count <= count + 1;
32
33 62
34
35 63          1           // Count - 1: Read-only or R/W on full (Read takes precedence)
36
37 64          1           else if ( ({intf.wr_en, intf.rd_en} == RD_ONLY && !intf.empty) ||
38
39 65          1           ({intf.wr_en, intf.rd_en} == TWO_EN && intf.full) )
40
41 66          1           106      count <= count - 1;
42
43 67          1           end
44
45 68          1           end
46
47 69
48
49 70          1           600      assign intf.full      = (count == FIFO_DEPTH) ? 1 : 0 ;
50
51 71          1           600      assign intf.empty     = (count == 0) ? 1 : 0 ;
52
53 72          1           600      assign intf.almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DEPTH - 1
54
55 73          1           600      assign intf.almostempty = (count == 1) ? 1 : 0 ;
56

```

➤ Branch coverage:

```

-----Branch Details-----
2
3 Branch Coverage for instance /top/dut
4
5 Line      Item          Count   Source
6 ----  -----
7 File FIFO.v
8 -----IF Branch-----
9 14           1086  Count coming in to IF
10 14           170    if (!intf.rst_n) begin
11
12 19           1      562    else if (!intf.we_en && count < FIFO_DEPTH) begin
13
14 29           1      354    else begin
15
16 Branch totals: 3 hits of 3 branches = 100.00%
17
18 -----IP Branch-----
19 22           562    Count coming in to IF
20 22           41     wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
21
22 22           2      521    wr_ptr <= (wr_ptr == FIFO_DEPTH-1) ? 0 : wr_ptr + 1;
23
24 Branch totals: 2 hits of 2 branches = 100.00%
25
26 -----IF Branch-----
27 27           354    Count coming in to IF
28 27           1      59    if (intf.full & intf.wr_en)
29
30 29           1      264    else
31
32 Branch totals: 2 hits of 2 branches = 100.00%
33
34 -----II Branch-----
35 35           1086  Count coming in to IF
36 35           170    if (!intf.rst_n) begin
37
38 40           1      252    else if (!intf.rd_en && count != 0) begin
39
40 45           1      55    else if (!intf.rd_en & !intf.empty) begin
41
42 48           1      620    else
43
44 Branch totals: 4 hits of 4 branches = 100.00%
45
46 -----TF Branch-----
47 42           252    Count coming in to IP
48 42           11     rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
49
50 42           2      241    rd_ptr <= (rd_ptr == FIFO_DEPTH-1) ? 0 : rd_ptr + 1;
51
52 Branch totals: 2 hits of 2 branches = 100.00%
53
54 -----IF Branch-----
55 55           1085  Count coming in to IF
56 55           169    if (!intf.rst_n) begin
57
58 56           1      836    else begin
59
60 Branch totals: 2 hits of 2 branches = 100.00%
61
62 -----TF Branch-----
63 59           836    Count coming in to IP
64 59           416    if (((intf.wr_en, intf.rd_en) == WR_ONLY && !intf.full) ||
65
66 64           1      106    else if (((intf.wr_en, intf.rd_en) == RD_ONLY && !intf.empty) ||
67
68
69 Branch totals: 3 hits of 3 branches = 100.00%
70
71 -----TF Branch-----
72 70           509    Count coming in to IP
73 70           1      53    assign intf.full = (count == FIFO_DEPTH) ? 1 : 0 ;
74
75 70           2      548    assign intf.full = (count == FIFO_DEPTH) ? 1 : 0 ;
76
77 Branch totals: 2 hits of 2 branches = 100.00%
78
79 -----IF Branch-----
80 71           509    Count coming in to IP
81 71           1      94    assign intf.empty = (count == 0) ? 1 : 0 ;
82
83 71           2      505    assign intf.empty = (count == 0) ? 1 : 0 ;
84
85 Branch totals: 2 hits of 2 branches = 100.00%
86
87 -----IF Branch-----
88 72           509    Count coming in to IF
89 72           1      67    assign intf.almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 1: Almostfull at DPTH - 1
90
91 72           2      532    assign intf.almostfull = (count == FIFO_DEPTH - 1) ? 1 : 0 ; // Fix 3: Almostfull at DPTH - 1
92
93 Branch totals: 2 hits of 2 branches = 100.00%
94
95 -----TF Branch-----
96 73           509    Count coming in to IP
97 73           1      104    assign intf.almostempty = (count == 1) ? 1 : 0 ;
98
99 73           2      495    assign intf.almostempty = (count == 1) ? 1 : 0 ;
100
101 Branch totals: 2 hits of 2 branches = 100.00%
102
103

```


➤ Toggle coverage:

```
1  -----
2  Toggle Coverage:
3      Enabled Coverage          Bins    Hits    Misses  Coverage
4  -----                  ----  -----  -----  -----
5      Toggles                  86     86      0   100.00%
6
7  =====Toggle Details=====
8
9  Toggle Coverage for instance /top/intf --
10
11
12
13      almostempty            1       1   100.00
14      almostfull             1       1   100.00
15      clk                     1       1   100.00
16      data_in[15-0]           1       1   100.00
17      data_out[15-0]           1       1   100.00
18      empty                   1       1   100.00
19      full                    1       1   100.00
20      overflow                1       1   100.00
21      rd_en                  1       1   100.00
22      rst_n                  1       1   100.00
23      underflow               1       1   100.00
24      wr_ack                 1       1   100.00
25      wr_en                  1       1   100.00
26
27  Total Node Count =        43
28  Toggled Node Count =      43
29  Untoggled Node Count =    0
30
31  Toggle Coverage =        100.00% (86 of 86 bins)
32
33  -----
```

Questa sim snippets:

```
# Top level modules:
#   top
# End time: 18:05:31 on Oct 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Version: 2025.08.01 build 20250801.1659 top -coverage
# Start time: 18:05:31 on Oct 02,2025
# ** Note: (vsim-3013) Design is being optimized due to module recompilation...
# Loading sv_std.svh
# Loading work.share_pkg(fast)
# Loading work.FIFO_if(fast_...)
# Loading work.FIFO_pk(fast)
# Loading work.FIFO_th_pk(fast)
# Loading work.FIFO_th_wt_pk(fast)
# Loading work.FIFO_tb(fast)
# Loading work.scoreboard_pk(fast)
# Loading work.coverage_pk(fast)
# Loading work.monitor_pk(fast)
# Loading work.monitor_wt_pk(fast)
# Loading work.monitor_tb(fast)
# Simulation finished.... Correct_counts = 1000, Errors_counts = 0
# Total simulation time: 10040 ns Iteration: 1 Instance: /top/monitor_inst
# Break in Module monitor at monitor.sv line 42
```

➤ Reset:



➤ Waveforms:

