





Footprint for CUI isolated module for up to 160V operation.  
Only allows 500mA.  
HiLink HLK-10011012  
CUI PQDE6W-Q110  
Or anything that exceeds your battery voltage and gives 12V out




R38 and R40 values for Vsense dividers – for different power stage Voltages.

80V power stage (max 16s lipo, overvoltage cutoff at 75.6V) – Do not fit at all!  
100V power stage (max 20s lipo, overvoltage cutoff at 92.6V) – 47k (LCSC C25819)  
150V power stage (max 30s lipo, overvoltage cutoff at 137V) – 13k (LCSC C22797)






The "Pill" is chosen as a generic STM32 module that should allow easy compatibility with multiple firmwares:  
VESC with GD32F303CG pill (Netzpuscher mod, note CG)  
VESC with STM32F405 pill (0white) (github.com/davidmolony/F405\_pill)  
EBICS with F103 Bluepill (Stancecoke)  
SmartESC V3 (Cassinio)  
SmartESC V2 (Netzpuscher/Kox3)  
MESC with F401 Blackpill (Wieming/DOC)  
STM32 Motor Control Workbench (F401, F103)  
Maybe others?  
Pills are simply boards with an MCU, a regulator, USB and Boot0 button.



DO NOT CONNECT on blue/black pill

Likely use case:  
PWM Throttle  
Encoder on SPI, SSI  
or Incremental Peripherals  
GPIO

Likely use case:  
PWM Throttle  
Incremental Encoder  
Screen Comms  
Peripherals  
GPIO



Notes on power stage design:

Pulldowns optional, most gate drivers pull down the FETs when UVLO  
MOS should have good Ciss/Crss ratio  
Ciss/Crss>Vbat minimises the chance of parasitic turn-on.  
Target gate time constant ~300ns:  
RG = 18R(fet) + 6R8 (ext) + 18R (gate driver \*3)  
Ciss = 11.4nF  
RC = 11.4nF x 26.6R = 303.24ns

