
CECS 225: LAB 2 PART1

OBJECTIVE: Produce the truth table of a logic circuit to be used for K-Map minimization.

PROCEDURE: In this lab, model a logic circuit using gate level primitives to produce it's truth table. The Logic circuit is given below:



Use the given Verilog skeleton code below to get started:

```
// Code your design here
    module Lab2pl(input x3, x2, x1, x0,
 3
                   output f, g, h);
 4
          wire z3, z2, z1, z0, notx2, notx1;
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
      endmodule
```

CECS 225: LAB 2 PART1

Once you have modeled the circuit and verified it was created correctly, use the given testbench to produce a truth table for the circuit:

```
□// Code your design here
2 L// or browse Examples
3 module Lab2plTester();
      reg x3, x2, x1, x0;
5
      wire f, g, h;
6
7
      Lab2pl dut(x3, x2, x1, x0, f, g, h);
8
9
      integer i;
10
11 🗏 initial begin
12
          $display("x3\tx2\tx1\tx0\t|\tf\tg\th");
13
         $display("----");
14
         for (i = 0; i < 16; i = i + 1)
15
             begin
16
                \{x3, x2, x1, x0\} = i;
17
                18
             end
19
          $display("");
20
       end
21 endmodule
```

The truth table you produce should have the following contents.

х3	x2	x1	x0	I	f	g	h
0	0	0	0		1	0	1
0	0	0	1		1	0	1
0	0	1	0		0	0	0
0	0	1	1		0	0	0
0	1	0	0	1	0	0	0
0	1	0	1		1	1	1
0	1	1	0		0	0	0
0	1	1	1		1	1	0
1	0	0	0		1	0	1
1	0	0	1		1	0	1
1	0	1	0		1	1	1
1	0	1	1		1	1	1
1	1	0	0		0	0	0
1	1	0	1		1	1	1
1	1	1	0		1	1	0
1	1	1	1		1	1	1

CECS 225: LAB 2 PART1

WHAT TO TURN IN: Once your Lab2p1 module is completed and proper test results are produced:

- Copy the contents of your Lab2p1 module to a file named Lab2p1.txt
- Upload Lab2p1.txt to the <u>beachboard dropbox named</u> Lab2 part 1