





1-a


kaurna map :



gate level:



Gate level with 2 input nor and inveter from CA1 :



Verilog
Code :

```

module bit_comparator(input a,b,e,l,g, output E,L,G);


wire y1,y2,y3,y4,y5,y6,y7,y8,y9,y10,y11,y12,y13;
not1 t1(b, y1);
not1 t2(a, y2);
nor1 r1(y1,a,y4);
nor1 r2(y2, b,y3);
nor1 r3 (y3,y4,y5);
not1 t4(y5, y6); //base

not1 t5(e, y7);
nor1 r5 (y6,y7,E); //E exit

not1 t6(l, y11);
nor1 r6 (y6,y11,y10);
nor1 r7 (y4,y10,y12);
not1 t9(y11,L); //L exit

not1 t7(g, y8);
nor1 r8 (y6,y8,y9);
nor1 r9 (y3,y9,y13);
not1 t10(y13,G); //G exit
endmodule
    
```

1-b-caculating worst case delay



1-c-test bench:

```

3  module ca2_tb();
4      logic aa , bb, ee, ll, gg ;
5      wire EE, LL, GG;
6
7      bit_comparator CUT_l2(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE),.L(LL),.G(GG))
8
9      initial begin
10         #1 ee=0;
11         #1 ll=0;
12         #1 gg=0;
13         #1 aa=0;
14         #1 bb=0;
15         #80 aa=1;
16         #90 aa=0;
17         #130 bb=1;
18         #150 aa=0;
19         #180 aa=1;
20
21         #1 ee=1;
22         #1 ll=1;
23         #1 gg=1;
24
25         #80 aa=1;
26         #90 aa=0;
27         #130 bb=1;
28         #150 aa=0;
29         #180 aa=1;

```

```

30
31
32         #100 ee=0;
33         #100 ll=0;
34         #100 gg=0;
35
36
37         #100 bb=0;
38         #100 bb=1;
39
40
41         #100 aa=0;
42         #100 aa=1;
43
44
45         #100 bb=0;
46         #100 bb=1;
47
48         #220 $stop;
49     end
50
51 endmodule


```


Waves worst case delay:

E_output:


To 1:

29ns



To 0 :


31ns



G_output:


To 1:

53ns



To 0 :

75ns





L_output:

To 1:

46ns

To 0 :

62ns




With this picture we can say G L worst delay are near to each other unlike E output and that's because of the design that L and G get used more gate.

1-d

```
1  `timescale 1ns/1ns
2  module bit_comparator_assign (input a,b,e,l,g, output E,L,G);
3
4      assign #(46,62) L = (a < b) | ((a == b) & (l == 1'b1));
5      assign #(53,55) G = (a > b) | ((a == b) & g);
6      assign #(29,31) E = (a == b) & (e == 1'b1);
7
8  endmodule
```



1-e



1-Second circuit is better (it doesn't include X in its waves)

2-both delays are the same (and some parts are different and that's because of l g e input that we didn't give them any value in e part,)

2-a



```

3 module quad_comparator(input [3:0]a,b,input e,l,g, output E,L,G);
4
5     wire gg[4:0];
6     wire ee[4:0];
7     wire ll[4:0];
8     assign l=0;
9     assign g=0;
10    assign e=1;
11    assign ll[0]=l;
12    assign gg[0]=g;
13    assign ee[0]=e;
14    genvar k;
15    generate
16        for(k=0;k<4;k=k+1) begin :
17            bit_comparator_assign t1(a[k],b[k],ee[k],ll[k],gg[k],ee[k+1],ll[k+1],gg[k+1]);
18        end
19    endgenerate
20    assign E = ee[4];
21    assign L = ll[4];
22    assign G = gg[4];
23 endmodule
24

```

2-b

From part a we expect that every output delay multiply by 4

Worst case delay

$$\left\{ \begin{array}{l} E \left\{ \begin{array}{l} +01_0 \quad 4 \times 29 = 116 \text{ ns} \\ +00_0 \quad 4 \times 31 = 124 \text{ ns} \end{array} \right. \\ G \left\{ \begin{array}{l} +01_0 \quad 4 \times 53 = 212 \text{ ns} \\ +00_0 \quad 4 \times 55 = 220 \text{ ns} \end{array} \right. \\ L \left\{ \begin{array}{l} +01_0 \quad 4 \times 46 = 184 \text{ ns} \\ +00_0 \quad 4 \times 62 = 248 \text{ ns} \end{array} \right. \end{array} \right.$$

2-c

Test bench code:

```


1  `timescale 1ns/1ns
2  module ca2_tb2c();
3      logic [3:0]aa;
4      logic [3:0]bb;
5      logic ee=1, ll=0,gg=0;
6      wire EE1,LL1,GG1;
7      quad_comparator CUT_112(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8  initial begin
9      #1 ee=1;ll=0;gg=0;
10     #1 aa[0]=0 ; aa[1]=0 ; aa[2]=0 ; aa[3]=0 ;
11     #1 bb[0]=0 ; bb[1]=0 ; bb[2]=0 ; bb[3]=0 ;
12     #250 aa[0]=1;
13     #250 bb[0]=1;
14     #250 bb[1]=1;
15     #250 aa[2]=1;
16     #250 bb[3]=1;
17     #250 bb[0]=0;
18     #250 aa[2]=1;
19     #250 bb[2]=0;
20     #250 aa[3]=1;
21     #1 aa[0]=1 ; aa[1]=1 ; aa[2]=1 ; aa[3]=1 ;
22     #1 bb[0]=1 ; bb[1]=1 ; bb[2]=1 ; bb[3]=1 ;
23     #250 bb[0]=0;
24     #250 bb[0]=1 ;
25     #250 aa[0]=0;
26     #250 aa[0]=1;
27
28     #250 aa[0]=1;
29
30     #250 aa=1'b0001;
31
32     #250 bb=1'b1111;
33
34     #250 aa=1'b1111;
35
36     #250 aa=1'b1110;
37     #250 aa=1'b1111;
38
39     #250 aa=1'b0111;
40     #220 $stop;
41 end
42 endmodule
43

```

G output


To 1:

212 ns



To 0:


220ns



E output


To 1:

116 ns



To 0:


124 ns



L output


To 1:

184 ns



To 0:

248 ns



2-d:

```

1:CA1/quad_comparator_assign.sv - Default
Ln#
1  `timescale 1ns/1ns
2
3  module quad_comparator_assign(input [3:0]a,b,input e,l,g, output E,L,G);
4      assign #(184,248) L = (a < b) | ((a == b) & (l == 1'b1));
5      assign #(212,220) G = (a > b) | ((a == b) & g);
6      assign #(116,124) E = (a == b) & (e == 1'b1);
7  endmodule
8


```

2-e



```

Ln#
1  `timescale 1ns/1ns
2  module ca2_tb2e();
3      logic [3:0]aa;
4      logic [3:0]bb;
5      logic ee=1, ll=0,gg=0;
6      wire EE1,LL1,GG1,EE2,LL2,GG2;
7      quad_comparator CUT_112(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8      quad_comparator_assign CUT_122(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE2),.L(LL2),.G(GG2));
9      initial begin
10         #1 ee=1;ll=0;gg=0;
11         #1 aa[0]=0 ; aa[1]=0 ; aa[2]=0 ; aa[3]=0 ;
12         #1 bb[0]=0 ; bb[1]=0 ; bb[2]=0 ; bb[3]=0 ;
13         #250 aa[0]=1;
14         #250 bb[0]=1;
15         #250 bb[1]=1;
16         #250 aa[2]=1;
17         #250 bb[3]=1;
18         #250 bb[0]=0;
19         #250 aa[2]=1;
20         #250 bb[2]=0;
21         #250 aa[3]=1;
22         #1 aa[0]=1 ; aa[1]=1 ; aa[2]=1 ; aa[3]=1 ;
23         #1 bb[0]=1 ; bb[1]=1 ; bb[2]=1 ; bb[3]=1 ;
24         #250 bb[0]=0;
25         #250 bb[0]=1 ;
26         #250 aa[0]=0;
27         #250 aa[0]=1;
28         #250 aa=1'b0001;
29         #250 bb=1'b1111;
30         #250 aa=1'b1111;
31
32         #250 aa=1'b1110;
33         #250 aa=1'b1111;
34
35         #250 aa=1'b0111;
36         #220 $stop;
37     end
38 endmodule
39

```



3-a:



29 September
Tuesday
15 ذي الحجة 1436

Verilog code:

```

Ln#
1  `timescale 1ns/1ns
2  module hex_comparator(input [3:0][3:0]a,b,input e,l,g, output E,L,G);
3
4      wire gg[4:0];
5      wire ee[4:0];
6      wire ll[4:0];
7      assign l=0;
8      assign g=0;
9      assign e=l;
10     assign ll[0]=1;
11     assign gg[0]=g;
12     assign ee[0]=e;
13     genvar k;
14     generate
15         for(k=0;k<4;k=k+1) begin : game
16             quad_comparator_assign t1(a[k],b[k],ee[k],ll[k],gg[k],ee[k+1],ll[k+1],gg[k+1]);
17         end
18     endgenerate
19     assign E = ee[4];
20     assign L = ll[4];
21     assign G = gg[4];
22 endmodule
23

```

3-b

worst case delay

$$\begin{aligned}
 & \left\{ \begin{array}{l} E \\ G \\ L \end{array} \right. \left\{ \begin{array}{l} \begin{array}{l} \text{to } 1 : 4 \times 116 = 464 \text{ ns} \\ \text{to } 0 : 4 \times 124 = 496 \text{ ns} \end{array} \\ \begin{array}{l} \text{to } 1 : 4 \times 212 = 848 \text{ ns} \\ \text{to } 0 : 4 \times 220 = 880 \text{ ns} \end{array} \\ \begin{array}{l} \text{to } 1 : 4 \times 184 = 736 \text{ ns} \\ \text{to } 0 : 4 \times 248 = 992 \text{ ns} \end{array} \end{array} \right.
 \end{aligned}$$

3-c

Test bench code:

```

I:/CA/ca2_tb3c.sv - Default
Ln#
1  `timescale 1ns/1ns
2  module ca2_tb3c();
3      logic [15:0]aa;
4      logic [15:0]bb;
5      logic ee=1, ll=0,gg=0;
6      wire EE1,LL1,GG1;
7      hex_comparator CUT_l12(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8
9      initial begin
10         #1 ee=1;ll=0;gg=0;
11         #1000 aa=16'b0000000000000000; bb=16'b0000000000000000;
12         #1000 aa=16'b1000000000000000; bb=16'b0000000000000000;
13         #1000 aa=16'b1000000000000000; bb=16'b1000000000000000;
14         #1000 aa=16'b0000000000000000; bb=16'b1000000000000000;
15         #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
16         #1000 aa=16'b1111111111111110; bb=16'b1111111111111111;
17         #1000 aa=16'b1111111111111111; bb=16'b1111111111111110;
18         #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
19         #1000 aa=16'b1111111111111111; bb=16'b1111111111111110;
20         #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
21         #1000 aa=16'b1111111111111110; bb=16'b1111111111111111;
22         #220 $stop;
23     end
24 endmodule
25


```


Worst case delay:

E output:


To 1:

464ns



To 0:


496ns



G output:


To 1:

848ns



To 0:


880ns



L output:


To 1:

736ns



To 0:

992ns



3-d

```
`timescale 1ns/1ns


module hex_comparator_assign(input [3:0][3:0]a,b,input e,l,g, output E,L,G);
    assign #(736,992) L = (a < b) | ((a == b) & (l == 1'b1));
    assign #(848,880) G = (a > b) | ((a == b) & g);
    assign #(464,496) E = (a == b) & (e == 1'b1);
endmodule
```


3-e

```

1  `timescale 1ns/1ns
2  module ca2_tb3e();
3  logic [15:0]aa;
4  logic [15:0]bb;
5  logic ee=1, ll=0,gg=0;
6  wire EE1,LL1,GG1 ,EE2,LL2,GG2;
7  hex_comparator CUT_112(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8  hex_comparator_assign CUT_12(.a(aa),.b(bb),.e(ee),.l(ll),.g(gg),.E(EE2),.L(LL2),.G(GG2));
9
10 initial begin
11 #1 ee=1;ll=0;gg=0;
12 #1000 aa=16'b0000000000000000; bb=16'b0000000000000000;
13 #1000 aa=16'b1000000000000000; bb=16'b0000000000000000;
14 #1000 aa=16'b1000000000000000; bb=16'b1000000000000000;
15 #1000 aa=16'b0000000000000000; bb=16'b1000000000000000;
16 #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
17 #1000 aa=16'b1111111111111110; bb=16'b1111111111111111;
18 #1000 aa=16'b1111111111111111; bb=16'b1111111111111110;
19 #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
20 #1000 aa=16'b1111111111111111; bb=16'b1111111111111110;
21 #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
22 #1000 aa=16'b1111111111111110; bb=16'b1111111111111111;
23 #220 $stop;
24 end
25 endmodule
26

```



3-f

For this part we must just invert the sign bit and then compare them.

```
Ln# |  
1   | `timescale 1ns/1ns  
2   |  
3   | module signed_comparator(input [15:0]a,b,input e,l,g, output E,L,G);  
4   |     wire [15:0]cc=a;  
5   |     wire [15:0]dd=b;  
6   |     assign cc=a;  
7   |     assign dd=b;  
8   |     assign cc[15]= ~a[15];  
9   |     assign dd[15]= ~b[15];  
10  |     assign #(736,992) L = (cc < dd) | ((cc == dd) & (l == 1'b1));  
11  |     assign #(848,880) G = (cc > dd) | ((cc == dd) & g);  
12  |     assign #(464,496) E = (cc == dd) & (e == 1'b1);  
13  | endmodule  
14  |
```

