In The Name of God

Mohammad Mashreghi – SID =810199492 - LN = 89

1)


A)


```
e = 1;
a = 1;
for (k = 1; k < 16; k=k+2) {
    a = a * x;
    a = a * x;
    a = a * (1/k)
    a = a * (1/(k+1))
    e = e + a;
}</pre>
```


 $\frac{1}{2} = \frac{1}{3} = \frac{1}$


0.5	0.100000000000000	0
0.08333333	0.0001010101010101	1
0.03333333	0.0000100010001000	2
0.0178571428	0.0000010010010010	3
0.0111111111	0.0000001011011000	4
0.007575757575	0.000000111110000	5
0.005494505494	0.000000101101000	6
0.004166666666	0.000000100010001	7


Addr	+000	+001	+010	+011	+100	+101	+110	+111	ASCII
0000	1000000000000000	0001010101010101	0000100010001000	0000010010010010	0000001011011000	0000000111110000	0000000101101000	0000000100010001	

















c) state machine diagram:



```
🖐 controller.sv 🗡
Users > M.M > Desktop > CA6 > @ controller.sv
   module controller(input clk,rst,start,co, output reg done,zx,initx,ldx,zt,initt,ldt,zr
    reg [2:0] ns;
    parameter [2:0] Idle = 3'd0, Initialization = 3'd1, Begin = 3'd2, Mult1 = 3'd3, Mult
    always@(ps,co,start) begin
      ns = Idle;
      case(ps)
        Idle: ns = (start)? Initialization:Idle;
        Initialization: ns = (start)? Initialization:Begin;
        Begin: ns = Mult1;
        Mult1: ns = Mult2;
        Mult2: ns = Mult3:
        Mult3: ns = Add;
        Add: ns = (co)? Idle:Mult1;
      endcase
    end
    always@(ps,co,start) begin
    case(ps)
        Idle: done = 1'b1;
        Begin: begin
          initr = 1'b1;
          ldr = 1'b1;
          initt = 1'b1;
          ldt = 1'b1;
          zc = 1'b1;
          ldx = 1'b1;
        end
        Mult1: begin
          s = 1'b0;
          ldt = 1'b1;
        end
        Mult2: begin
          s = 1'b0;
          ldt = 1'b1;
        end
        Mult3: begin
          s = 1'h1:
```

```
ldx = 1'b1;
      end
      Mult1: begin
        s = 1'b0;
        ldt = 1'b1;
      end
      Mult2: begin
        s = 1'b0;
        ldt = 1'b1;
      end
      Mult3: begin
        s = 1'b1;
        ldt = 1'b1;
      end
      Add: begin
        enc = 1'b1;
        ldr = 1'b1;
      end
    endcase
  end
 always@(posedge clk, posedge rst) begin
   if (rst) ps <= Idle;</pre>
   else ps <= ns;
  end
endmodule
```





Testbench:

```
`timescale 1ns/1ns
     module tb_coshx();
      reg clk = 1'b0;
      reg rst = 1'b0;
      reg start = 1'b0;
      wire done;
      wire [17:0]result,ADDER;
      wire [15:0]sel_output;
      wire [2:0] counting;
      wire co_coun,sel_num,enc,zc;
      wire [2:0] ps;
      partddd12d cut(done,clk,co_coun,zc,enc,rst,sel_num,x,start,ADDER,counting,sel_output,ps,result);
      always #100 clk=~clk;
      initial begin
        #100 rst = 1'b1;
                                                               9
                                     0
                                          ≓ŧ
O Type here to search
```


```
always #100 clk=~clk;
 initial begin
   #100 rst = 1'b1;
   #100
   rst = 1'b0;
   #520
   start = 1'b1;
   #370
   start = 1'b0;
   x = 16'b10000000000000000;
   #8000
   start = 1'b1;
   #100
   start = 1'b0;
   #8000
   #10
   #100 rst = 1'b1;
   #100
   rst = 1'b0;
   #520
   start = 1'b1;
   #370
   start = 1'b0;
   #8000
   $stop;
 end
endmodule
```

test 1:

X=1

Cosh(1)=1.54308063482

Result of devise: 1.5430145263671875




test 2:

X = 0.5

Cosh(0.5)=1.1276259

Result= 1.12744140625



test 3:

X=0.8

Cosh(0.8)= 1.3374349463

Result= 1.33740234375

