In the name of God


Mohammad Mashreghi

CA1

Q1:

For OAI1:

```
2
    module OAI1(input a,b,c, output w);
3
       supplyl Vdd;
       supply0 Gnd;
       wire yl, y2;
6
7
       pmos #(5,6,7) Tl (yl,Vdd,a);
8
       pmos #(5,6,7) T2 (w,y1,b);
9
      pmos #(5,6,7) T3 (w,Vdd,c);
10
11
       nmos #(3,4,5) T4 (y2,Gnd,a);
12
       nmos #(3,4,5) T5 (y2,Gnd,b);
13
       nmos #(3,4,5) T6 (w,y2,c);
14
     endmodule
15
```



For nor & not:

```
module notl(input a, output w);

supply1 Vdd;
supply0 Gnd;


pmos # (5,6,7) T1 (w,Vdd,a);
nmos # (3,4,5) T2 (w,Gnd,a);
endmodule

worst case delyo
to 1: Shs
to 0: 7NS
```

```
module norl(input a,b, output w);
supply1 Vdd;
supply0 Gnd;
wire y;

pmos #(5,6,7) T1 (y,Vdd,a);
pmos #(5,6,7) T2 (w,y,b);

nmos #(3,4,5) T3 (w,Gnd,a);
nmos #(3,4,5) T4 (w,Gnd,b);
endmodule
```




```
module OAI2(input a,b,c, output w);

wire y1,y2,y3;
not1 t1(c, y1);
nor1 t2(a,b,y2);
nor1 t3(y2, y1,y3);
not1 t4 (y3,w);
endmodule
```


 $\frac{1}{p} \int_{n=1}^{\infty} n^{-2} \int_{$

```
l:/CA!/3-benchtest.sv (/tb)
              File Edit View Tools Bookmarks Window Help
              I:/CA!/3-benchtest.sv (/tb) - Default *
                Q3)
                Ln#
                 1
                       `timescale lns/lns
                 2
                 4
                      logic aa , bb, cc;
                 5
                      wire wl,w2;
                 6
                      OAI1 CUT_1(.a(aa),.b(bb),.c(cc),.w(w1));
                 8
                      OAI2 CUT_2(.a(aa),.b(bb),.c(cc),.w(w2));
                 9
                    initial begin
                10
                     #1 aa=0;
                11 🛧
                12
                      #1 bb=0;
                13
                      #1 cc=0;
                14 🛧
                      #30 aa=1;
                15
                      #50 cc=1;
                16
                      #90 aa=0;
                17
                      #130 aa=1;
                18
                      #150 aa=0;
                19
                      #180 aa=1;
                20
                21
                      #220 $stop;
                22
                     - end
                23
                24
                25
                     - endmodule
```




For OAI1:

Worst delay for to1 is 10ns



or OAI1:

Worst delay for to0 is 14ns





or OAI2:

Worst delay for to1 is 29ns



Worst delay for to0 is 31ns






According to Q1 we create it with Not and Nor


```
timescale lns/lns
module OAI4(input a,b,c, output w);
wire y1,y2,y3;
not #(5,7) t1(y1, c);
nor #(10,14) t2(y2,b,a);
nor #(10,14) t3(y3, y1,y2);
not #(5,7) t4 (w,y3);
endmodule
```


Q5:

```
timescale lns/lns
module OAI5(input a,b,c, output w);
wire yl,y2,y3;
not #(4,4) tl(yl, c);
nor #(4,5) t2(y2,b,a);
nor #(4,5) t3(y3, yl,y2);
not #(4,4) t4 (w,y3);
endmodule
```

```
1
      'timescale lns/lns
2
3
    module tb5();
4
      logic aa , bb, cc;
5
      wire w1, w2, w4, w5;
6
7 8
      OAI1 CUT_1(.a(aa),.b(bb),.c(cc),.w(w1));
      OAI2 CUT_2(.a(aa),.b(bb),.c(cc),.w(w2));
9
      OAI4 CUT_4(.a(aa),.b(bb),.c(cc),.w(w4));
.0
      OAI5 CUT_5(.a(aa),.b(bb),.c(cc),.w(w5));
1
2
   initial begin
3
     #1 aa=0;
4
      #1 bb=0;
5
      #1 cc=0;
.6
      #30 aa=1;
.7
      #50 cc=1;
8
      #90 aa=0;
9
      #130 aa=1;
0.5
      #150 aa=0;
1
      #180 aa=1;
12
      #220 $stop;
13
     - end
14
15
     endmodule
```









In here:

B1=c


B2=b

B3=a






OAI2



Q8:

```
'timescale lns/lns
module tb8();
  logic aa , bb, cc;
  wire w1, w2, w5;
  BCD1 CUT_1(.a(aa),.b(bb),.c(cc),.w(w1));
  BCD2 CUT_2(.a(aa),.b(bb),.c(cc),.w(w2));
  BCD5 CUT_5(.a(aa),.b(bb),.c(cc),.w(w5));
initial begin
  #1 aa=0;
  #1 bb=0;
  #1 cc=0;
  #30 aa=1;
  #50 cc=1;
  #90 aa=0;
  #130 aa=1;
  #150 aa=0;
  #180 aa=1;
  #220 $stop;
  end
  endmodule
```



Comparison:

delay: BCD1 < BCD5 < BCD2

having X dalay: BCD5 < BCD1 < BCD2

number of the transistors have been used:

BCD1 = 6

BCD2= 12

BCD5 = 12

According to the waves and result, we can say that the more transistors and delay on passing X be more, it consumes more energy.

BCD1 < BCD5 < BCD2