

In The Name of God

Mohammad Mashreghi – SID =810199492 - LN = 89

1)

A)



```
e = 1;
a = 1;
for (k = 1; k < 16; k=k+2) {
    a = a * x;
    a = a * x;
    a = a * (1/k)
    a = a * (1/(k+1))
    e = e + a;
}
```

در اینجا با این استاندارد از 16 خانه ROM از 8 خانه استفاده می‌کنیم
هر خانه عددی را به ترتیب در هر ضرب می‌کنیم.


$$\begin{aligned} \left\{ \frac{1}{2} \right\} &\Rightarrow \frac{1}{2} & \left\{ \frac{1}{3} \right\} &\Rightarrow \frac{1}{12} & \left\{ \frac{1}{5} \right\} &\Rightarrow \frac{1}{30} & \left\{ \frac{1}{7} \right\} &= \frac{1}{56} \\ \left\{ \frac{1}{9} \right\} &\Rightarrow \frac{1}{90} & \left\{ \frac{1}{11} \right\} &\Rightarrow \frac{1}{132} & \left\{ \frac{1}{13} \right\} &= \frac{1}{182} & \left\{ \frac{1}{15} \right\} &= \frac{1}{240} \end{aligned}$$


0.5	0.1000000000000000	0
0.08333333	0.0001010101010101	1
0.03333333	0.0000100010001000	2
0.0178571428	0.0000010010010010	3
0.0111111111	0.0000001011011000	4
0.00757575757575	0.0000000111110000	5
0.005494505494	0.0000000101101000	6
0.004166666666	0.0000000100010001	7



Addr	+000	+001	+010	+011	+100	+101	+110	+111	ASCII
0000	1000000000000000	0001010101010101	0000100010001000	0000010010010010	0000001011011000	0000000111110000	0000000101101000	0000000100010001



b)








c)

state machine diagram:



b_cosh.sv


controller.sv X


Users > M.M > Desktop > CA6 > controller.sv

```
1 module controller(input clk,rst,start,co, output reg done,zx,initx,ldx,zt,initt,ldt,zr
2   reg [2:0] ns;
3   parameter [2:0] Idle = 3'd0, Initialization = 3'd1, Begin = 3'd2, Mult1 = 3'd3, Mult
4   always@(ps,co,start) begin
5       ns = Idle;
6       case(ps)
7           Idle: ns = (start)? Initialization:Idle;
8           Initialization: ns = (start)? Initialization:Begin;
9           Begin: ns = Mult1;
10          Mult1: ns = Mult2;
11          Mult2: ns = Mult3;
12          Mult3: ns = Add;
13          Add: ns = (co)? Idle:Mult1;
14      endcase
15  end
16
17  always@(ps,co,start) begin
18  {done,zx,initx,ldx,zt,initt,ldt,zr,initr,ldr,zc,ldc,enc,s}=14'b0000000000000000;
19      case(ps)
20          Idle: done = 1'b1;
21          Begin: begin
22              initr = 1'b1;
23              ldr = 1'b1;
24              initt = 1'b1;
25              ldt = 1'b1;
26              zc = 1'b1;
27              ldx = 1'b1;
28          end
29          Mult1: begin
30              s = 1'b0;
31              ldt = 1'b1;
32          end
33          Mult2: begin
34              s = 1'b0;
35              ldt = 1'b1;
36          end
37          Mult3: begin
38              s = 1'b1;
```

```
26         zc = 1'b1;
27         ldx = 1'b1;
28     end
29     Mult1: begin
30         s = 1'b0;
31         ldt = 1'b1;
32     end
33     Mult2: begin
34         s = 1'b0;
35         ldt = 1'b1;
36     end
37     Mult3: begin
38         s = 1'b1;
39         ldt = 1'b1;
40     end
41     Add: begin
42         enc = 1'b1;
43         ldr = 1'b1;
44     end
45 endcase
46 end
47
48 always@(posedge clk, posedge rst) begin
49     if (rst) ps <= Idle;
50     else ps <= ns;
51 end
52 endmodule
```


Parameter	Value	Type
Idle	000	Unsigned Binar
Initializatio	001	Unsigned Binar
Begin	010	Unsigned Binar
Mult1	011	Unsigned Binar
Mult2	100	Unsigned Binar
Mult3	101	Unsigned Binar
Add	110	Unsigned Binar





Testbench:

```
1  `timescale 1ns/1ns
2  module tb_coshx();
3      reg clk = 1'b0;
4      reg rst = 1'b0;
5      reg start = 1'b0;
6      reg [15:0]x = 16'b1000000000000000;
7      wire done;
8      wire [17:0]result,ADDER;
9      wire [15:0]sel_output;
10     wire [2:0] counting;
11     wire co_coun,sel_num,enc,zc;
12     wire [2:0] ps;
13     partddd12d uut(done,clk,co_coun,zc,enc,rst,sel_num,x,start,ADDER,counting,sel_output,ps,result);
14     /*
15     output  done;
16     input   clk;
17     output  c_out;
18     output  zc;
19     output  enc;
20     input   rst;
21     output  s_mux;
22     input   [15:0] x;
23     input   start;
24     output  [17:0] adder;
25     output  [2:0] count;
26     output  [15:0] sel_output;
27     output  [2:0] ps;
28     output  [17:0] result;
29     */
30
31
32     always #100 clk=~clk;
33     initial begin
34         #100 rst = 1'b1;
```

0

Type here to search




```
always #100 clk=~clk;
initial begin
    #100 rst = 1'b1;
    #100
    rst = 1'b0;
    x = 16'b1000000000000000;
    #520
    start = 1'b1;
    #370
    start = 1'b0;
    x = 16'b1000000000000000;
    #8000
    //x = 16'b1011101110011001;
    start = 1'b1;
    #100
    start = 1'b0;
    //#562
    //start = 1'b1;
    #8000
    //start = 1'b0;
    //x = 16'b0000000000000000;
    #10
    #100 rst = 1'b1;
    #100
    rst = 1'b0;
    x = 16'b1111111111111111;
    #520
    start = 1'b1;
    #370
    start = 1'b0;
    #8000
    $stop;
end
endmodule
```

test 1:

X=1

$\text{Cosh}(1) = 1.54308063482$

Result of device : 1.5430145263671875




test 2:

X=0.5

$\text{Cosh}(0.5) = 1.1276259$

Result= 1.12744140625



test 3:

$X=0.8$

$\text{Cosh}(0.8) = 1.3374349463$

Result= 1.33740234375

