
## In the name of God

محمد مشرقی :Mohammad Mashreghi

SID = 810199492, logic number = 89

Q1-



### Moore machine

```
module Qa_presynth3 (input clk,rst , serIn ,transmitted, output logic seroutvalid , i0);
  logic [3:0] pstate,nstate ; reg c_en,load;
 wire co;
  parameter [2:0] A = 0 ,B = 1 , C = 2 , D = 3 , E = 4 ,F=5;
   always @(pstate,serIn,co,transmitted) begin
   i0=0;
   load = 0;
   seroutvalid=0;
   nstate=A;
   case(pstate)
     A: nstate = serIn ? A : B;
     B: nstate = serIn ? A : C;
     C : begin nstate = serIn ? D : C; load = 1 ; end
     D: begin
       nstate = ~serIn ? (co ? E : B) : (~co ? D : A);
      end
      E: begin
                   i0 = 1;
       nstate = serIn ? A : F;
      end
      F: begin
       seroutvalid=1;
        nstate = transmitted ? A : F;
      default: nstate = A;
   endcase
  end
```

Edge clock

```
always @(posedge clk , posedge rst) begin
  if(rst)
    pstate <= A;
  else
    pstate <= nstate;
end</pre>
```

# divide by 9

```
logic [3:0] Count;//divider by 9
always @(posedge clk , posedge rst) begin
  if(rst) Count <= 4'd0;
  else if (load) Count <= 4'd6;
       else if (c_en) Count <= Count + 1;
end
  assign co = &Count;</pre>
```

a)i

```
itimescale ins/ins
module Qa_TB3();

wire seroutvalid , i0;

reg serIn = 1,transmitted = 0 ,clk = 0 ,rst = 0;

Qa_presynth3 cut1(.clk(clk) , .rst(rst) , .serIn(serIn) , .transmitted(transmitted) , .seroutvalid(seroutvalid) , .i0(i0));

always #25 clk = ~clk;

logic [20:0] seq = 21'b1001111001111111111001011;
integer k;
initial begin
#50 serIn = 1;

for (k = 23 ; k>0 ; k--) begin //k=4 servalid=1
serIn = seq[k];
#50;
end

#10 $stop;
end
endmodule
```

Flow Status Successful - Mon Jun 13 18:26:39 2022

Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name Qapro
Top-level Entity Name Qapro

Family Cyclone IV GX

Device EP4CGX22BF14C8

Timing Models Final

Total logic elements 15 / 21,280 ( < 1 % )

Total registers 10

Total pins 6 / 81 (7 %)

Total virtual pins 0

Total memory bits 0 / 774,144 ( 0 % )

Embedded Multiplier 9-bit elements 0 / 80 (0 %)

Total GXB Receiver Channel PCS 0 / 2 (0 %)


Total GXB Receiver Channel PMA 0 / 2 (0 %)

Total GXB Transmitter Channel PCS 0 / 2 (0 %)


Total GXB Transmitter Channel PMA 0 / 2 (0 %)


Total PLLs 0/3(0%)


#### RTL viewer




#### Symbol:








In test bench we can see delay in quartus output:



b)



Flow Status

Successful - Mon Jun 13 15:14:30 2022

ir Quartus Prime Version

20.1.0 Build 711 06/05/2020 SJ Lite Edition

Revision Name

transmitter transmitter

Top-level Entity Name

Cyclone IV GX

Family Device

EP4CGX22BF14C6

**Timing Models** 

Final

Total logic elements

12 / 21,280 ( < 1 % )

Total registers

10

Total pins

15 / 81 (19%)

0

Total virtual pins

0 / 774,144 ( 0 % )

Total memory bits Embedded Multiplier 9-bit elements

0/80(0%)

Total GXB Receiver Channel PCS

0/2(0%)

Total GXB Receiver Channel PMA

0/2(0%)

Total GXB Transmitter Channel PCS 0 / 2 (0%)

Total GXB Transmitter Channel PMA 0 / 2 (0%)

Total PLLs

0/3(0%)

