

1-a


kaurna map:



gate level:




Gate level with 2 input nor and inveter from CA1:



Verilog Code :

```
wire y1, y2, y3, y4, y5, y6, y7, y8, y9, y10, y11, y12, y13;
 not1 t1(b, y1);
 not1 t2(a, y2);
 norl rl(yl,a,y4);
 nor1 r2(y2, b, y3);
 nor1 r3 (y3,y4,y5);
 not1 t4(y5, y6);//base
not1 t5(e, y7);
 norl r5 (y6, y7, E); //E exit
 not1 t6(1, y11);
 nor1 r6 (y6, y11, y10);
 nor1 r7 (y4,y10,y12);
 not1 t9(y11,L);//L exit
 not1 t7(g, y8);
 nor1 r8 (y6, y8, y9);
 nor1 r9 (y3, y9, y13);
not1 t10(y13,G);//G exit
 endmodule
```

1-b-caculating worst case delay



1-c-test bench:

```
module ca2_tb();
4
      logic aa , bb,ee, ll,gg ;
5
      wire EE, LL, GG;
6
7
     bit_comparator CUT_12(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE),.L(LL),.G(GG))
8
9
    initial begin
10
     #1 ee=0;
11
      #1 11=0;
12
      #1 gg=0;
13
     #1 aa=0;
     #1 bb=0;
14
15
     #80 aa=1;
     #90 aa=0;
16
17
      #130 bb=1;
     #150 aa=0;
18
19
     #180 aa=1;
20
21
     #1 ee=1;
22
      #1 11=1;
23
      #1 gg=1;
24
25
     #80 aa=1;
26
      #90 aa=0;
27
      #130 bb=1;
28
      #150 aa=0;
     #180 aa=1;
29
```


```
30
31
32
       #100 ee=0;
33
       #100 ll=0;
34
       #100 gg=0;
35
36
37
      #100 bb=0;
38
      #100 bb=1;
39
40
41
      #100 aa=0;
42
      #100 aa=1;
43
44
45
       #100 bb=0;
46
       #100 bb=1;
47
48
       #220 $stop;
49
      - end
50
51
      endmodule
```

Waves worst case delay:
Wave - Default:


E_output:

To 1:

29ns



To 0 :




G_output:

To 1:

53ns




To 0:




L_output:

To 1:

46ns




To 0 :



With this picture we can say G L worst delay are near to each other unlike E output and that's because of the design that L and G get used more gate.

1-d


1-e



1-Second circuit is better (it doesn't include X in its waves)

2-both delays are the same (and some parts are different and that's because of I g e input that we didn't give them any value in e part,)

2-a



```
3
     module quad_comparator(input [3:0]a,b,input e,1,g, output E,L,G);
4
5
              wire gg[4:0];
6
              wire ee[4:0];
               wire 11[4:0];
8
               assign 1=0;
9
               assign g=0;
10
               assign e=1;
11
               assign 11[0]=1;
12
              assign gg[0]=g;
13
              assign ee[0]=e;
14
               genvar k;
    自
15
16
                             for(k=0;k<4;k=k+1) begin :
17
                             bit_comparator_assign tl(a[k],b[k],ee[k],ll[k],gg[k],ee[k+1],ll[k+1],gg[k+1]);
18
                             end
19
                       endgenerate
20
               assign E = ee[4];
21
               assign L = 11[4];
22
               assign G = gg[4];
23
     - endmodule
```

2-b

From part a we expect that every output delay multiply by 4

Worst caselelay $\begin{cases} +0.0 & 4 \times 2.9 \\ -0.0 & 4 \times 31 \\ 2 & 124 \\ 5 \end{cases}$ $\begin{cases} +0.0 & 4 \times 55 \\ -0.0 & 4 \times 55 \end{cases} = 212 \text{ ns}$ $\begin{cases} +0.0 & 4 \times 55 \\ -0.0 & 4 \times 55 \end{cases} = 220 \text{ ns}$ $\begin{cases} +0.0 & 4 \times 62 \\ -0.0 & 4 \times 62 \end{cases} = 248$

2-c


Test bench code:

```
1
    `timescale lns/lns
3
     logic [3:0]aa;
     logic [3:0]bb;
4
5
     logic ee=1, l1=0,gg=0;
6
     wire EE1, LL1, GG1;
7
     quad_comparator CUT_112(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8
    initial begin
9
     #1 ee=1;11=0;gg=0;
     #1 aa[0]=0 ; aa[1]=0 ; aa[2]=0 ; aa[3]=0 ;
10
11
     #1 bb[0]=0 ; bb[1]=0 ; bb[2]=0 ; bb[3]=0 ;
12
     #250 aa[0]=1;
13
     #250 bb[0]=1;
14
     #250 bb[1]=1;
15
     #250 aa[2]=1;
16
     #250 bb[3]=1;
17
     #250 bb[0]=0;
18
     #250 aa[2]=1;
19
     #250 bb[2]=0;
20
     #250 aa[3]=1;
21
     #1 aa[0]=1 ; aa[1]=1 ; aa[2]=1 ; aa[3]=1 ;
22
     #1 bb[0]=1; bb[1]=1; bb[2]=1; bb[3]=1;
23
     #250 bb[0]=0;
24
     #250 bb[0]=1 ;
25
     #250 aa[0]=0;
26
     #250 aa[0]=1;
 26
     #250 aa[0]=1;
 27
 85
       #250 aa=1'b0001;
 29
 30
      #250 bb=1'b1111;
 31
 32
 33
 34
        #250 aa=1'b1111;
 35
 36
       #250 aa=1'b1110;
 37
        #250 aa=1'b1111;
 38
 39
        #250 aa=1'b0111;
 10
        #220 $stop;
 11
       - end
 12
      endmodule
 13
```


G output

To 1:

212 ns




To 0:





E output

To 1: 116 ns




To 0:





To 0:


248 ns




2-d:

2-е


```
Ln#
 1
       `timescale lns/lns
 2
    module ca2_tb2e();
 3
      logic [3:0]aa;
      logic [3:0]bb;
 4
 5
      logic ee=1, l1=0,gg=0;
 6
      wire EE1, LL1, GG1, EE2, LL2, GG2;
 7
      quad_comparator CUT_112(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8
      quad_comparator_assign CUT_122(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE2),.L(LL2),.G(GG2));
9 🛱 initial begin
10
      #1 ee=1;11=0;gg=0;
      #1 aa[0]=0 ; aa[1]=0 ; aa[2]=0 ; aa[3]=0 ;
11
12
      #1 bb[0]=0 ; bb[1]=0 ; bb[2]=0 ; bb[3]=0 ;
      #250 aa[0]=1;
13
14
      #250 bb[0]=1;
15
      #250 bb[1]=1;
16
      #250 aa[2]=1;
                                                         25
                                                                  #250 bb[0]=1 ;
17
      #250 bb[3]=1;
18
      #250 bb[0]=0;
                                                         26
                                                                  #250 aa[0]=0;
19
      #250 aa[2]=1;
                                                         27
                                                                  #250 aa[0]=1;
20
      #250 bb[2]=0;
                                                         28
                                                                  #250 aa=1'b00001;
21
      #250 aa[3]=1;
22
      #1 aa[0]=1 ; aa[1]=1 ; aa[2]=1 ; aa[3]=1 ;
                                                         29
                                                                  #250 bb=1'b1111;
23
      #1 bb[0]=1; bb[1]=1; bb[2]=1; bb[3]=1;
                                                         30
                                                                  #250 aa=1'b1111;
24
      #250 bb[0]=0;
     4250 bbr01-1 .
                                                         31
                                                         32
                                                                  #250 aa=1'b1110;
                                                         33
                                                                  #250 aa=1'b1111;
                                                         34
                                                         35
                                                                  #250 aa=1'b0111;
                                                         36
                                                                  #220 $stop;
                                                         37
                                                                 end
                                                         38
                                                                  endmodule
                                                         39
```





Verilog code:

```
Ln#
      `timescale lns/lns
    module hex_comparator(input [3:0][3:0]a,b,input e,l,g, output E,L,G);
3
4
            wire gg[4:0];
5
            wire ee[4:0];
6
            wire ll[4:0];
7
            assign l=0;
8
             assign g=0;
9
             assign e=1;
10
             assign l1[0]=1;
11
            assign gg[0]=g;
12
            assign ee[0]=e;
13
            genvar k;
14
15 自
                   generate
                          for(k=0;k<4;k=k+1) begin : game
16
                          quad\_comparator\_assign tl(a[k],b[k],ee[k],ll[k],gg[k],ee[k+1],ll[k+1],gg[k+1]);
17
18
                    endgenerate
19
            assign E = ee[4];
20
             assign L = 11[4];
21
             assign G = gg[4];
     endmodule
22
23
```



3-c

Test bench code:

```
I:/CA!/ca2_tb3c.sv - Default =
                                                       - ::::::=
Ln#
 1
      `timescale lns/lns
     module ca2_tb3c();
      logic [15:0]aa;
 3
 4
       logic [15:0]bb;
 5
      logic ee=1, 11=0,gg=0;
 6
      wire EE1, LL1, GG1;
 7
      hex_comparator CUT_112(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE1),.L(LL1),.G(GG1));
 8
   initial begin
 9
      #1 ee=1;11=0;gg=0;
10
       #1000 aa=16'b0000000000000000; bb=16'b000000000000000;
11
12
      #1000 aa=16'b100000000000000; bb=16'b00000000000000;
13
      #1000 aa=16'b100000000000000; bb=16'b10000000000000;
14
      #1000 aa=16'b000000000000000; bb=16'b10000000000000;
15
       #1000 aa=16'b1111111111111111; bb=16'b11111111111111;
      #1000 aa=16'b111111111111110; bb=16'b111111111111111;
16
      #1000 aa=16'b111111111111111; bb=16'b1111111111111110;
17
18
      #1000 aa=16'b111111111111111; bb=16'b111111111111111;
       #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
19
20
       #1000 aa=16'b111111111111111; bb=16'b111111111111111;
21
      #1000 aa=16'b111111111111110; bb=16'b111111111111111;
22
      #220 $stop;
23
      - end
     - endmodule
24
25
```


Worst case delay:

E output:

To 1: 464ns




To 0:




G output:

To 1:

848ns




To 0:




Loutput:

To 1:

736ns



To 0:




3-d

```
timescale lns/lns

module hex_comparator_assign(input [3:0][3:0]a,b,input e,l,g, output E,L,G);
    assign #(736,992) L = (a < b) | ((a == b) & (1 == l'bl));
    assign #(848,880) G = (a > b) | ((a == b) & g);
    assign #(464,496) E = (a == b) & (e == l'bl);
endmodule
```

3-е

```
1
       `timescale lns/lns
2
    module ca2 tb3e();
3
      logic [15:0]aa;
      logic [15:0]bb;
4
5
      logic ee=1, 11=0,gg=0;
6
      wire EE1, LL1, GG1 , EE2, LL2, GG2;
7
      hex_comparator CUT_112(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE1),.L(LL1),.G(GG1));
8
      hex_comparator_assign CUT_12(.a(aa),.b(bb),.e(ee),.1(11),.g(gg),.E(EE2),.L(LL2),.G(GG2));
9
10
    initial begin
11
      #1 ee=1;11=0;gg=0;
12
       #1000 aa=16'b0000000000000000; bb=16'b000000000000000;
13
       #1000 aa=16'b1000000000000000; bb=16'b000000000000000;
14
       #1000 aa=16'b1000000000000000; bb=16'b10000000000000;
15
       #1000 aa=16'b0000000000000000; bb=16'b10000000000000;
       #1000 aa=16'b1111111111111111; bb=16'b111111111111111;
16
17
       #1000 aa=16'b1111111111111110; bb=16'b111111111111111;
18
       #1000 aa=16'b1111111111111111; bb=16'b1111111111111111;
19
       #1000 aa=16'b1111111111111111; bb=16'b111111111111111;
20
      #1000 aa=16'b1111111111111111; bb=16'b11111111111111111;
       #1000 aa=16'b111111111111111; bb=16'b11111111111111;
21
22
      #1000 aa=16'b1111111111111110; bb=16'b111111111111111;
23
      #220 $stop;
24
     - end
25
     - endmodule
26
```



3-f

For this part we must just invert the sign bit and then compare them.

```
Ln#
1
       `timescale lns/lns
 2
   module signed_comparator(input [15:0]a,b,input e,l,g, output E,L,G);
 3
              wire [15:0]cc=a;
 4
 5
              wire [15:0]dd=b;
 6
              assign cc=a;
 7
             assign dd=b;
8
             assign cc[15]= ~a[15];
9
              assign dd[15]= ~b[15];
10
         assign \#(736,992) L = (cc < dd) | ((cc == dd) & (1 == 1'bl));
11
          assign \#(848,880) G = (cc > dd) | ((cc == dd) & g);
12
          assign \#(464,496) E = (cc == dd) & (e == 1'bl);
13
     - endmodule
14
```