#### SISTEMAS DIGITALES AVANZADOS

Clave del curso: TE-2030

Nombre del Profesor: Juan M. Hinojosa Olivares

Nombre del alumno: Edison Altamirano

Matricula: A00825234

Fecha de elaboración: 20/03/2020



- 2.2 (a) Which of the following are legal VHDL identifiers? 123A, A\_123, \_A123, A123\_, c1\_\_c2, and, and1
  - (b) Which of the following identifiers are equivalent? aBC, ABC, Abc, abc

A)


Legal	Ilegal	
A_123	123A	Empieza con un numero
and1	_A123	Empieza con guion bajo
	A123_	Termina en guion bajo
	c1_c2	Guion bajo adyacente
	and	Palabra reservada

- **B)** Todos son equivalente puesto que VHDL no es case sensitive.
- 2.3 Given the concurrent VHDL statements:


B <= A and C after 3ns;
C <= not B after 2ns;</pre>

- (a) Draw the circuit the statements represent.
- (b) Draw a timing diagram if initially A = B = 0 and C = 1, and A changes to 1 at time 5 ns.


a)




b)



2.4 Write a VHDL description of the following combinational circuit using concurrent statements. Each gate has a 5-ns delay, excluding the inverter, which has a 2-ns delay.





```
Tareas Sistemas Digitales > Tarea 3 > ≡ Tarea3_24tb.vhdl
      use IEEE.Std logic 1164.all;
      use IEEE.Numeric_Std.all;
      entity Param24_tb is
       architecture bench of Param24 tb is
         component Param24
         end component;
         signal A, B, C, D: bit;
         uut: Param24 port map ( A => A,
                                   B \Rightarrow B,
                                   D \Rightarrow D,
         stimulus: process
           B <= '1';
           wait for 1 ns;
          A <= '0';
          B <= '1';
          A <= '0';
           -- Put test bench stimulus code here
```

- 2.5 (a) Write VHDL code for a full subtracter using logic equations.
  - (b) Write VHDL code for a 4-bit subtracter using the module defined in (a) as a component.

```
a)

E Tarea3_25a.vhdl

ventity fullsubstractor is

port(A, B, CIN: in bit;

DIFF, BOUT: out bit);

end fullsubstractor;

varchitecture one_substractor of fullsubsctractor is

begin

DIFF <= A xor B xor CIN;

BOUT <= (not A and B) or (B and CIN) or (not A and CIN);

end one_substractor;
```

### File Edit Search Time Markers View Help To: 4 ns Marker: -- | Curs ▼ <u>S</u>ST Signals Time ☐ 🚠 fullsubstractor\_tb b cin bout diff Type Signals reg a reg b reg bout reg cin reg diff Filter: Append Insert Replace

GTKWave - Fullsubstractor.vcd

```
Tareas Sistemas Digitales > Tarea 3 > ≡ Tarea3_25a_tb.vhdl
      library IEEE;
      use IEEE.Std_logic_1164.all;
      use IEEE.Numeric Std.all;
      architecture bench of fullsubstractor tb is
        component fullsubstractor
            port(A, B, CIN: in bit;
            DIFF, BOUT: out bit);
        signal A, B, CIN: bit;
        signal DIFF, BOUT: bit;
        uut: fullsubstractor port map ( A
                                               => B,
                                         CIN => CIN,
                                         DIFF => DIFF,
                                         BOUT => BOUT );
        stimulus: process
          A <= '1';
          B <= '1';
          CIN <= '1';
          wait for 1 ns;
          A <= '0';
          B <= '0';
          CIN <= '0';
          B <= '0';
          CIN <= '1';
          A <= '1';
          B <= '1';
          CIN <= '1';
```


FS1: full substractor port map(A(1), B(1), BO(1), D(1), BO(2)); FS2: full substractor port map(A(2), B(2), BO(2), D(2), BO(3)); FS3: full substractor port map(A(3), B(3), BO(3), D(3), BOUT);


```
Tareas Sistemas Digitales > Tarea 3 > ≡ Tarea3_25b_tb.vhdl
      use IEEE.Std_logic_1164.all;
use IEEE.Numeric_Std.all;
           CIN: in bit;
           D: out bit vector(3 downto 0);
        signal A, B: bit vector(3 downto 0);
        signal CIN: bit;
signal D: bit_vector(3 downto 0);
                                              CIN => CIN,
                                              D \Rightarrow D
        stimulus: process
             A <= "1111";
             B <= "1111";
             CIN <= '1';
             wait for 1 ns;
             A <= "0000";
             B <= "0000";
             CIN <= '0';
             A <= "1101";
             B <= "1011";
             CIN <= '1';
             A <= "1111";
             B <= "1001";
             CIN <= '1';
             wait for 1 ns;
```

- 2.6 Write VHDL code for the following circuit. Assume that the gate delays are negligible.
- (a) Use concurrent statements.

a)

(b) Use a process with sequential statements.






```
「areas Sistemas Digitales > Tarea 3 > ≡ Tarea3_26a_tb.vhdl
      entity param26a tb is
           architecture bench of param26a tb is
             component param26a
             port(A, B, C, D: in bit;
                  G: out bit);
             signal A, B, C, D: bit;
             signal G: bit;
             uut: param26a port map ( A => A,
                                          B \Rightarrow B
                                          C \Rightarrow C
                                          D \Rightarrow D,
                                          G \Rightarrow G);
             stimulus: process
                A <= '1';
               B <= '1';
               C <= '1';
               D <= '1';
                A <= '0';
                B <= '0';
               C <= '0';
               D <= '1';
               A <= '1';
               B <= '1';
               C <= '1';
               A <= '0';
               B <= '0';
               C <= '0';
               D <= '0';
             end process;
```

#### b)

```
Tareas Sistemas Digitales > Tarea 3 > 

■ Tarea3_26b.vhdl
        entity param26b is
             port(A, B, C, D: in bit;
            G: out bit);
  4
        end param26b;
        architecture circuit of param26b is
             signal E, F: bit;
        begin
            process(A, B, C, E, F)
             begin
                 E <= A and B;
 11
                 F \leftarrow C \text{ or } E;
                 G \leftarrow F \text{ and } D;
 12
 13
             end process;
        end circuit;
```



```
use IEEE.Std_logic_1164.all;
use IEEE.Numeric Std.all;
entity param26b_tb is
architecture bench of param26b tb is
  component param26b
      port(A, B, C, D: in bit;
  signal A, B, C, D: bit;
  signal G: bit;
  uut: param26b port map ( A => A,
                               B \Rightarrow B,
                               D \Rightarrow D,
                               G => G );
  stimulus: process
    A <= '1';
    B <= '1';
    C <= '1';
D <= '1';
wait for 1 ns;
   A <= '0';
   B <= '0';
  A <= '1';
B <= '1';
C <= '1';
   D <= '1';
   A <= '0';
   B <= '0';
   D <= '0';
```

2.7 In the following VHDL code, A, B, C, and D are integers that are 0 at time 10 ns. If D changes to 1 at 20 ns, specify the times at which A, B, and C will change and the values they will take.

A cambia a 1 en 25 ns, B cambia a 1 en 20, y C no cambia.

2.8 (a) What device does the following VHDL code represent?

```
process(CLK, Clr, Set)
begin
  if Clr = '1' then Q <= '0';
  elsif Set = '1' then Q <= '1';
  elsif CLK'event and CLK <= '0' then
    Q <= D;
  end if;
end process;</pre>
```

- (b) What happens if Clr = Set = '1' in the device in part (a)?
- A) Flipflip D con salida activa asíncrono clear y set.
- **B)** Q = 'O', porque Clear = 1 tiene prioridad.
- 2.10 An M-N flip-flop responds to the falling clock edge as follows:

```
If M = N = '0', the flip-flop changes state.

If M = '0' and N = '1', the flip-flop output is set to '1'.

If M = '1' and N = '0', the flip-flop output is set to '0'.

If M = N = '1', no change of flip-flop state occurs.

The flip-flop is cleared asynchronously if CLRn = '0'.
```

Write a complete VHDL module that implements an M-N flip-flop.

```
Tareas Sistemas Digitales > Tarea 3 > ≡ Tarea3_210.vhdl
      entity Param is
           port(M, N, Clk, CLR: in bit; Q: inout bit; Qn: out bit);
      end Param:
      architecture Circuit of Param is
           process(Clk, CLR)
              if CLR = '0' then Q <= '0';
               elsif Clk = '0' and Clk'event then
                   if M = '0' and N = '0' then Q \leftarrow not Q;
                   elsif M = '0' and N = '1' then Q <= '1';
                   elsif M = '1' and N = '0' then Q \leftarrow '0';
                   elsif M = '1' and N = '1' then Q \leftarrow Q;
                   end if;
               end if;
           end process;
           Qn <= not Q;
     end Circuit;
```