BLG 222E COMPUTER ORGANIZATION PROJECT 2 REPORT

GROUP MEMBERS:

150130032 Baran Kaya 150130047 Kadir Enes Karslıoğlu 150140002 İbrahim Türkmen 150140804 Ali Osman Atik




Image 1: The design of simple computer




Image 2: Inside of the control unit




Image 3: Sequence counter's reset function




Image 4: Time and opcode decoders




Image 5: Outputs of the CU (Control signals)

Ld	Inc	Clr	Function
1	Χ	Χ	Loads from input
0	1	Χ	Increments the content by '1'
0	0	1	Clears the content to '0'
0	0	0	Keeps the content unchanged

Table 1: Control signals and corresponding functions of the registers

Con	trol si	gnal	Register to		Con	trol signal	Register to
D_2	D_1	D_0	write DBUS		A_1	A_0	write ABUS
0	0	0	Memory		0	0	PC
0	0	1	ABUS		0 1 A		AR
0	1	0	GPRB		1 dont care SP		e SP
0	1	1	AC				
1 1	0	0	GPRA	Control signal Regis		Register to	
1	0	1	X	l	M v		write ALUBUS
1	1	0	INPR	0		0 GPRA	
1	1	1	IR	1		1 GPRB	

Table 2: Control signals those enables to write each bus

S_3	S_2	S_1	S_0	C (bit 0)	Operation Function Flag up		pdates			
				in CCR			Z	N	O	С
1	0	0	0	0	$F \leftarrow A$	Transfer A				$\sqrt{}$
1	0	0	0	1	$F \leftarrow A + 1$	Increment A			$\sqrt{}$	$\sqrt{}$
1	0	0	1	0	$F \leftarrow A + B$	Addition			$\sqrt{}$	$\sqrt{}$
1	0	0	1	1	$F \leftarrow A + B + 1$	Add with carry			$\sqrt{}$	$\sqrt{}$
1	X	1	0	0	$F \leftarrow A + \bar{B}$	Subtract with borrow			$\sqrt{}$	$\sqrt{}$
1	0	1	0	1	$F \leftarrow A + \bar{B} + 1$	Subtraction			$\sqrt{}$	$\sqrt{}$
1	0	1	1	0	$F \leftarrow A - 1$	Decrement A			$\sqrt{}$	$\sqrt{}$
1	0	1	1	1	$F \leftarrow A$	Transfer A			$\sqrt{}$	$\sqrt{}$
0	1	0	0	0	$F \leftarrow A \wedge B$	AND			_	_
0	1	0	0	1	$F \leftarrow \overline{A \wedge B}$	NAND			_	_
0	1	1	0	0	$F \leftarrow A \vee B$	OR			_	_
0	1	1	0	1	$F \leftarrow A \oplus B$	XOR			_	_
0	1	0	1	1	$F \leftarrow \overline{A \vee B}$	NOR			_	-
0	1	0	1	1	$F \leftarrow \overline{A \oplus B}$	XNOR			_	_
0	1	1	1	X	$F \leftarrow \bar{A}$	Complement A			_	-
0	0	0	0	0	$F \leftarrow shrA$	Logical shift right A into F			_	_
0	0	0	0	1	$F \leftarrow ashrA$	Arithmetic shift right A into F			_	-
0	0	0	1	0	$F \leftarrow cshrA$	Circular shift right A into F			_	_
0	0	0	1	1	$F \leftarrow shlA$	Logical shift left A into F			_	-
0	0	1	X	0	$F \leftarrow ashlA$	Arithmetic shift left A into F			$\sqrt{}$	_
0	0	1	0	1	$F \leftarrow cshlA$	Circular shift left A into F			_	_

Table 3: ALU functions

Instruction subset:

Symbol	Opcode (binary)	Description
LDA	0001	$GPRA \leftarrow M[EA]$
LDB	0010	$GPRB \leftarrow M[EA]$
STA	0011	$M[EA] \leftarrow GPRA$
STB	0100	M[EA] ←GPRB
ADDA	0101	$AC \leftarrow AC + GPRA$
ADDB	0110	$AC \leftarrow AC + GPRB$
BUN	0111	PC ←EA
BZE	1000	if $Z=1$ then $PC \leftarrow EA$
BNE	1001	if $N=1$ then $PC \leftarrow EA$
XCH	1010	Exchange values in GPRA and GPRB
CLRAC	1011	$AC \leftarrow 0$
CLRX	1100	X ←0
INCX	1101	X ←X+1
INCB	1110	GPRB ←GPRB+1
LDSP	1111	$SP \leftarrow M[EA]$

Table 4: Instruction table