

# **BLG 222E COMPUTER ORGANIZATION PROJECT 2 REPORT**

## **GROUP MEMBERS:**

**150130032 Baran Kaya**

**150130047 Kadir Enes Karslıoğlu**

**150140002 İbrahim Türkmen**

**150140804 Ali Osman Atik**







Image 1: The design of simple computer




**Image 2:** Inside of the control unit



**Image 3:** Sequence counter's reset function



**Image 4:** Time and opcode decoders



**Image 5:** Outputs of the CU (Control signals)

Ld	Inc	Clr	Function
1	X	X	Loads from input
0	1	X	Increments the content by '1'
0	0	1	Clears the content to '0'
0	0	0	Keeps the content unchanged

**Table 1:** Control signals and corresponding functions of the registers

Control signal			Register to write DBUS
$D_2$	$D_1$	$D_0$	
0	0	0	Memory
0	0	1	ABUS
0	1	0	GPRB
0	1	1	AC
1	0	0	GPRA
1	0	1	X
1	1	0	INPR
1	1	1	IR

Control signal		Register to write ABUS
$A_1$	$A_0$	
0	0	PC
0	1	AR
1	dont care	SP

Control signal	Register to write ALUBUS
$M$	
0	GPRA
1	GPRB

**Table 2:** Control signals those enables to write each bus

$S_3$	$S_2$	$S_1$	$S_0$	$C$ (bit 0) in CCR	Operation	Function	Flag updates			
							Z	N	O	C
1	0	0	0	0	$F \leftarrow A$	Transfer A	✓	✓	✓	✓
1	0	0	0	1	$F \leftarrow A + 1$	Increment A	✓	✓	✓	✓
1	0	0	1	0	$F \leftarrow A + B$	Addition	✓	✓	✓	✓
1	0	0	1	1	$F \leftarrow A + B + 1$	Add with carry	✓	✓	✓	✓
1	X	1	0	0	$F \leftarrow A + \bar{B}$	Subtract with borrow	✓	✓	✓	✓
1	0	1	0	1	$F \leftarrow A + \bar{B} + 1$	Subtraction	✓	✓	✓	✓
1	0	1	1	0	$F \leftarrow A - 1$	Decrement A	✓	✓	✓	✓
1	0	1	1	1	$F \leftarrow A$	Transfer A	✓	✓	✓	✓
0	1	0	0	0	$F \leftarrow A \wedge B$	AND	✓	✓	–	–
0	1	0	0	1	$F \leftarrow \overline{A \wedge B}$	NAND	✓	✓	–	–
0	1	1	0	0	$F \leftarrow A \vee B$	OR	✓	✓	–	–
0	1	1	0	1	$F \leftarrow A \oplus B$	XOR	✓	✓	–	–
0	1	0	1	1	$F \leftarrow \overline{A \vee B}$	NOR	✓	✓	–	–
0	1	0	1	1	$F \leftarrow \overline{A \oplus B}$	XNOR	✓	✓	–	–
0	1	1	1	X	$F \leftarrow \bar{A}$	Complement A	✓	✓	–	–
0	0	0	0	0	$F \leftarrow shr A$	Logical shift right A into F	✓	✓	–	–
0	0	0	0	1	$F \leftarrow ashr A$	Arithmetic shift right A into F	✓	✓	–	–
0	0	0	1	0	$F \leftarrow cshr A$	Circular shift right A into F	✓	✓	–	–
0	0	0	1	1	$F \leftarrow shl A$	Logical shift left A into F	✓	✓	–	–
0	0	1	X	0	$F \leftarrow ashl A$	Arithmetic shift left A into F	✓	✓	✓	–
0	0	1	0	1	$F \leftarrow cshl A$	Circular shift left A into F	✓	✓	–	–

**Table 3:** ALU functions**Instruction subset:**

Symbol	Opcode (binary)	Description
LDA	0001	$GPRA \leftarrow M[EA]$
LDB	0010	$GPRB \leftarrow M[EA]$
STA	0011	$M[EA] \leftarrow GPRA$
STB	0100	$M[EA] \leftarrow GPRB$
ADDA	0101	$AC \leftarrow AC + GPRA$
ADDB	0110	$AC \leftarrow AC + GPRB$
BUN	0111	$PC \leftarrow EA$
BZE	1000	if Z=1 then $PC \leftarrow EA$
BNE	1001	if N=1 then $PC \leftarrow EA$
XCH	1010	Exchange values in GPRA and GPRB
CLRAC	1011	$AC \leftarrow 0$
CLR X	1100	$X \leftarrow 0$
INCX	1101	$X \leftarrow X + 1$
INCB	1110	$GPRB \leftarrow GPRB + 1$
LDSP	1111	$SP \leftarrow M[EA]$

**Table 4:** Instruction table

