
10 iterations · Artix-7 XC7A100T · 100 MHz except MOBY-DIC
Post-route power estimates; native arithmetic and solver formulations
Solve latency (µs)
Estimated energy/solve (µJ)
EDP (µJ·µs)
LUTs
BRAM tiles
LUT–latency product (LUT·µs)
Control steps H
AccelMPC staged
AccelMPC full-sparse
TinyMPC FPGA
MOBY-DIC (60 MHz)