

Figure 2.1: AND Gate Logic





Figure 2.2: AND Gate Ladder Diagram







Figure 2.3: AND Gate Outputs

OR Gate



TRUTH TABLE


INPUT		OUTPUT
Α	В	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

ProjectIoT123.com

Figure 2.4: OR Gate Logic



Figure 2.5: OR Gate Ladder Diagram







Figure 2.6: OR Gate Outputs

NAND GATE



INPUT		OUTPUT		
Α	В	A NAND B		
0	0	1		
0	1	1		
1	0	1		
1	1	0		

Truth Table

ProjectIoT123.com

Figure 2.7: NAND Gate Logic





Figure 2.8: NAND Gate Ladder Diagram







Figure 2.9: NAND Gate Outputs

NOR GATE



TRUTH TABLE

INPUT		ОИТРИТ
Α	В	A NOR B
0	0	1
0	1	0
1	0	0
1	1	0

ProjectIoT123.com

Figure 2.10: NOR Gate Logic




Figure 2.11: NOR Gate Ladder Diagram

