5.8. Design a Moore sequence recognizer that detects the nonoverlapping sequence "101." Use binary encoded state labels and design and draw the circuit schematic similar to the one shown in Fig. 5.16. (4 pts)






FIGURE 5.16 An alternative and typical layout for the circuit shown in Fig. 5.15.





Number of bits = Log_[k], where k = # of states


log_(H) = 2

Current State	Input	Next State	Output
9, 90	×	ال ال	z
0 0	O	0 0	0
0 0	ı	0 1	0
0 1	0	1 0	0
1 0	t	0 (0
10	0	0 0	0
1 0	ı	1 1	0
1 (O	0 0	f
1 1	(0 (t










5.9. Design a Mealy sequence recognizer that detects the nonoverlapping sequence "101." Use binary encoded state labels and draw the circuit schematic similar to the one shown in Fig. 5.16. (4 pts)




Number of bits =
$$Log_2[k]$$
, where $k = \#$ of states
$$log_2(3) = 2$$


Current State	Input	Next State	Output
9, 9 ₀	X	الم الم	z
0 0	O	0 0	0
0 0	1	0 1	0
0 1	0	1 0	0
0 1	ı	0 1	D
1 0	0	0 0	0
1 0	I	0 0	1
1 1	0	x x	X
1 1	(xx	×

$$d_1 = \overline{q}_1 q_0 \times \qquad d_0 = \overline{q}_1 \overline{q}_0 \times + \overline{q}_1 q_0 \times$$

$$Z = q_1 \overline{q}_0 \times$$



5.10. Design a Moore sequence recognizer that detects the overlapping sequence "1001." Use binary encoded state labels. (Step 1. FSD only) (4 pts)



5.11. Design a Mealy sequence recognizer that detects the overlapping sequence "1001." Use binary encoded state labels. .(Step 1. FSD only) (4 pts)

