Chapter 8 INSTRUCTION SET ARCHITECTURE

Chapter 8: Instruction Set architecture

- Introduction
- Type of Instructions
- High level language program to execution
- Instruction cycle
- Instruction Set architecture (ISA)
- Addressing Modes and Machine code
- Types of ISA
- Design Examples ACC ISA
- Sparc and Pentium Assembly program architecture
- Performance Parameters

Chapter 8: Introduction

- The preceding chapters covered digital design concepts and, Datapath and Memory organization
- Modern CPUs implement pipelining and instruction-level parallelism (ILP) to increase performance
- Data path fetches an instruction from memory and decodes the instruction

Chapter 8: Introduction (cont'd)


- An instruction set architecture (ISA) refers to Data path that executes a program.
 - Single cycle
 - Multicycle
 - Pipeline
- Data-dependent instructions go through the pipeline stages
 - Can lead to stall in the pipeline
 - May reduce pipeline efficiency
- Branch instructions change execution flow
 - jne (Jump if not equal to)
 - Jge (Jump if greater than or equal to)
 - Jmp (Will jump to specified address)

Type of Instructions

- A processor is designed for general-purpose programming
 - Graphics processing Units (GPU)
 - Digital signal processing (DSP)
- Special purpose instructions
 - SIMD
 - Computer security related instructions
- Data-manipulation instructions
- Data-movement instructions
- Program-flow control instructions

High level language program to execution

As shown in Fig. 8.1, a software program is typically written in a high-level language, such as C/C++ or Java, and is translated by a compiler into assembly



Instruction Cycle

- Data path has four main tasks
 - Fetch
 - Decode
 - Execute
 - May access data memory (another cache)
 - Writes Results




FIGURE 8.2 An instruction data path with instruction memory (IM) and data memory (DM).

Instruction Set architecture (ISA)

- Types of Instruction set architecture:
 - Stack ISA
 - Accumulator ISA
 - CISC ISA (complex instruction set computer)
 - RISC ISA (reduced instruction set computer)
- An opcode is part of instruction set which tells the hardware what operation needs to be performed
 - Assembly language <u>m</u>nemonic form, an opcode is a command such as ADD, MOV, SUB or JMP
 - For example: MOVAL, 34h
- An instruction includes a set of operands that are specified explicitly, implicitly

Addressing Modes and Syntax Examples

- o Immediate
 - E.g., Add R1, 9;
- o Direct
 - E.g., ADD R1, (M[9]);
- o Register
 - E.g., ADD R1, R2;
- Register direct
 - E.g., ADD R1, (R2);
- Register indexed
 - E.g., ADD R1, R2, (M[9]);

Operand Notation	Addressing Mode
V	I, immediate: V is an immediate input operand, a 2's complement number.
(V)	D, direct: V is a memory address and (V) indicates the content of memory address V (i.e., M[V]).
R	R, register: Indicates an input data register source or a destination register or both
R, (V)	X, indexed: V is a memory address and $R + V$ is the address of the next data item in memory (i.e., $M[R + V]$).

TABLE 8.1 Examples of Addressing Modes

Machine Instruction Format (Examples)

Example

	Example	Instruction	
Stack:	1	ADD	
lator:	2	ADD 9	
CISC:	3	ADD R1, –9	
CISC:	4	ADD R1, (9)	T
CISC:	5	ADD R1, R2, (9)	
CISC:	6	ADD R1, R2	

ADD R3, R1, R2

Op-code 1: ADD Op-code data 2: ADD 9 RI 3: ADD R1, -9 Op-code data 4: ADD R1, (9) Op-code RD address 5: ADD R1, (R2), 9 RX r2 Op-code address r1 6: ADD R1, R2 Op-code RR r1 r2 7: ADD R1, R2, R3 Op-code RR r2 r3 r1

Instruction Format

Table 8.2

Fig 8.3

RISC:

Accumul

Types of ISA - Stack (1)

- Arithmetic instructions have no explicitly declared operands
- Operands are on stack inside CPU
- E.g., ADD
- Example: A = B * (C + D);
 - Requires converting statement into reverse polish notation
 - \bullet CD+B*=A
 - Reverse polish notation converted to assembly program?
- Short instructions (advantage)
- Stack as LIFO buffer (disadvantage)

Stack ISA - Example of assembly program

• Example Program:

```
Instruction
number
 1:
       PUSH (C) //stack ← M[C]
  2:
         PUSH (D) //stack ← M[D]
  3:
        ADD //stack ← (C) + (D), values popped, added,
                 //result pushed
  4:
         PUSH (B) //stack ← M[B]
  5:
         MUL //stack ← ((C) + (D)) * (B), values popped, added,
             //result pushed
         POP (A) //M[A] ← (((C) + (D)) * (B)), value is popped
  6:
                 //and stored in memory
```

Types of ISA – Accumulator (2)

- One of the operands is a known register, called accumulator (Acc)
 - LD (C)
- Second operand is immediate or data from memory
- Acc always destination register
 - E.g., ADD 9 //Acc ← Acc + 9
 - E.g., ADD (C) $//Acc \leftarrow Acc + M[C]$
- Example Program: A = B * (C + D); ?
- Simple data path, less hardware (advantage)
- Acc bottleneck (disadvantage)
 - E.g., A = (C + D) * (E F);

Acc ISA - Example of assembly program

• Example Program:

1: LD (C)

2: ADD (D)

3: MUL (B)

4: ST (A)

Types of ISA – CISC (3)

- CISC (complex instruction set computer)
- Many simple and complex instructions
- Multiple addressing modes
- Many working registers (e.g., 16)
 - Recent results kept inside CPU in registers
- Arithmetic instructions can access memory
 - E.g., ADD R1, R2 //R1 ← R1 + R2
 - E.g., ADD R1, (9) $//R1 \leftarrow R1 + M[9]$
- Example: A = B * (C + D);
 - Program?
- Complex instruction set (advantage)
 - Fewer instructions per program
- Complex instruction set (disadvantage)
 - Complex data path
 - Limited pipelining of instruction cycle
 - Many instructions and addressing modes seldom used

CISC-ISA: Example of assembly program

- Example Program:
- 1. LD R1, (C)
- 2. ADD R1, (D)
- 3. MUL R1, (B)
- 4. ST (A), R1

Types of ISA – RISC-(4)

- RISC (reduced instruction set computer)
- Arithmetic instructions cannot access memory
- Many more working registers (e.g., 32)
- Implements only most commonly used instructions
- 3-operand instructions
 - E.g., ADD R3, R1, R2 //R3 \leftarrow R1 + R2
 - E.g., ADD R2, R1, $9 //R2 \leftarrow R1 + 9$
- Only LD and ST instructions access memory
- Example Program: A = B * (C + D);
- Simpler and highly pipelined data path (advantage)
- Requires compiler optimization to increase efficiency
- The architecture of all modern processing cores

RISC-ISA: Example of assembly program

• Example Program:

```
1. LD R1, (C)
2. LD R2, (D)
3. ADD R3, R1, R2
4. LD R4, (B)
5. MUL R5, R3, R4
6. ST (A), R5
```

Design Example: Acc-ISA

- We start with example high-level language program
- Design instruction set for example program
- Generate assembly program
- Generate binary machine instructions
- Create Acc-ISA data path
- Model in HDL
- Simulation results

Example Instruction format for Acc-ISA

```
.code
     LD
    ST
        (sum)
L1:
     CMP
     JGT
    MVX
            X(array)
    LD
    ADD
             (sum)
    ST
             (sum)
     LD
    ADD
    ST
     JMP
.data
        RB 16
array:
        RB 2
sum:
```

Example code #1

```
int array[8];
int i, sum;
sum = 0;
for (i = 0; i < 8; i++)
    sum = sum + array[i];</pre>
```

Example 8.2. The listing of an Acc-ISA assembly language program for the program in Example code 1.

Example Program

```
Example code #1:
int array[8];
int i, sum;
sum = 0;
for (i = 0; i < 8; i++)
  sum = sum + array[i];
```

Acc-ISA instruction set?

 Create a list of Acc-ISA instructions to translate the program to assembly language program

Op-Code	Instruction	Addressing Mode	Example	Action		
0	NOP		NOP	Do nothing		
1	ADD	Immediate	ADD data	ACC ← ACC + data		
2	ADD	Direct	ADD (address)	$ACC \leftarrow ACC + M[address]$		
3 .	CMP	Immediate	CMP data	if ACC == data then GTF = 1 else GTF = 0		
4	, JGT	Immediate	JGT address	PP ← address if GTF = 1		
5	JMP	Immediate	JMP address	PP ← address		
6		Immediate	LD data	ACC ← data		
7	LD	Direct	LD (address)	$ACC \leftarrow M[address]$		
8		Indexed	LD X(address)	$ACC \leftarrow M[X + address]$		
9	MVX	Register	MVX	$X \leftarrow ACC$		
10	ST	Direct	ST (address)	M[address] ← ACC		
ACC: Accumulator; GTF: Greater than flag; PP: Program pointer; X: Index register						

TABLE 8.3 Example Acc-ISA Instruction Set That Translates a High-Level Program into an Equivalent Assembly Language Program

Acc-ISA Example Assembly Program




Figure 8.6 The instruction formats for the Acc-ISA example processor.

Acc-ISA Machine Instructions

Address	Instruction	■ The state of th	Inhex
0:	LD 0	0000,0110;0000,0000	0600
2:	ST 0xEC	0000,1010;1110,1100	0AEC
4:	ST 0xEE	0000,1010;1110,1110	OAEE
6:	CMP 7	0000,0011;0000,0111	0307
8:	JGT 0x1A	0000,0100;0001,1010	041A
A:	MVX	0000,1001;0000,0000	0900
C:	LD X(0xF0	0) 0000,1000;1111,0000	08F0
E:	ADD (0xEC)	0000,0010;1110,1100	02EC
10:	ST (0xEC)	0000,1010;1110,1100	OAEC
12:	LD (0xEE)	0000,0111;1110,1110	07EE
14:	ADD 1	0000,0001;0000,0001	0101
16:	ST (0xEE)	0000,1010;1110,1110	OAEE
18:	JMP 6	0000,0101;0000,0110	0506
1A:			

Example 8.5. The manually assembled output for the assembly program in Example 8.2.

Acc-ISA Pipelined Data path

Data path consists of four stages (block diagram)




Fig 8.10

Acc-ISA example assembly program

- Code below converted to:
 - Assembly program

int array[8]; int i, sum; sum = 0; for (i = 0; i < 8; i++)</pre>


Example 8.2. The listing of an Acc-ISA assembly language program for the program in Example 8.1:

```
//start program code
. code
                         //Initialize, ACC ← 0
                         //M[sum] ←ACC
          ST
                 (sum)
                 (i)
                         //M[i] ←ACC
 L1:
                         //is i > 7? (is ACC == 7?)
          CMP
          JGT
                         //exit for-loop if yes (PP ← L2)
          MVX
                         //get next index (X ← ACC)
                 X(array) //get next array element (ACC ← M[array
          LD
                            //+ X])
                         //and add it to the partial sum (ACC ← ACC
          ADD
                 (sum)
                         //+M[sum])
                         //store the partial sum in memory (M[sum]
          ST
                 (sum)
                         //← ACC)
                 (i)
                         //do i = i + 1: get i (ACC \leftarrow M[i]),
          LD
          ADD
                         //increment i (ACC ← ACC + 1), and
                 (i)
                         //save i (M[i] ← ACC).
                         //loop back
          JMP
                L1
```

sum = sum + array[i]

Single-cycle data path Acc-ISA processor


- Fetch, decode, execute, and write-back units
 - Decode unit contains a combinational circuit that inputs an op-code and generates all the control signals
 - Execute unit contains all the components necessary to execute an instruction
 - MUX is needed to choose either the operand when the operand is an immediate data or M[operand] when the operand is an address and indicates
 - . memory content



The Acc-ISA single-cycle data path to execute the program in Example 8.2.

Pipeline Simulation

• Illustrates pipeline flush on jumps



Sparc Example Assembly Program

- Note, arithmetic instructions access only registers
- Only "ld" and "st" instructions access memory

```
%q0, [%fp-48]
                                   //Store, Memory[fp -48] \leftarrow q0 (q0 always 0) (sum = 0)
     st
                                   //Store, Memory[fp - 44] \leftarrow g0 (i = 0)
             %q0, [%fp-44]
.LL5:
              [%fp-44], %q1
                                   //Load, g1 ← Memory[i]
                                   //Compare, is q1 > 7?
              %q1, 7
     cmp
              .LL6
                                   //Branch if greater than 7
     bq
     nop
     ld
             [%fp-44], %q1
                                   //Load, q1 ← Memory[i]
     sll
             %q1, 2, %q2
                                   //Compute ptr to array[i]: Shift Left Logical (i * 2)
             %fp, -8, %q1
                                   //g1 \leftarrow fp - 8 (get memory location of array)
     add
                                   //g1 \leftarrow g2 + g1 (array location + next i * 2)
     add
             %q2, %q1, %q1
             [%fp-48], %q2
                                   //Load sum, q2 \leftarrow Memory[fp -48]
     ld
                                   //Load array]i], g1 \leftarrow Memory[g1 - 32]
     ld
             [%q1-32], %q1
             %q2, %q1, %q1
                                   //Array[i] + sum, q1 \leftarrow q2 + q1
     add
     st
             %q1, [%fp-48]
                                   //Store sum, Memory[fp - 48] \leftarrow q1
     ld
             [%fp-44], %q1
                                   //Load i, q1 \leftarrow Memory[fp - 44]
                                   //Increment, q1 \leftarrow q1 + 1
             %q1, 1, %q1
     add
                                   //Store i, Memory[fp - 44] \leftarrow q1
              %q1, [%fp-44]
                                   //Branch to instruction av LL5
              .LL5
     nop
.LL6:
```

Pentium IV Machine instructions (CISC)

- Variable size instructions
- Requires more complex data path and control unit

```
401340:
               c7 45 d0 00 00 00 00
                                                $0x0,0xffffffd0(%ebp)
                                        movl
               c7 45 d4 00 00 00 00
401347:
                                        movl
                                                $0x0,0xffffffd4(%ebp)
40134e:
               83 7d d4 07
                                                $0x7,0xffffffd4(%ebp)
                                        cmpl
401352:
               7f 13
                                                401367 < main + 0x77 >
                                        jq
401354:
               8b 45 d4
                                               0xffffffd4(%ebp),%eax
                                        mov
                                               0xffffffd8(%ebp, %eax, 4), %edx
401357:
               8b 54 85 d8
                                        mov
               8d 45 d0
40135b:
                                                0xffffffd0(%ebp), %eax
                                        lea
40135e:
               01 10
                                                %edx, (%eax)
                                        add
401360:
               8d 45 d4
                                                0xffffffd4(%ebp),%eax
                                        lea
401363:
               ff 00
                                        incl
                                                (%eax)
401365:
               eb e7
                                                40134e < main + 0x5e >
                                        qmp
401367:
               b8 02 00 00 00
                                        . . .
```

Performance Parameters

- Cycles per instruction
 - Average number of clock cycles used to execute each instruction

$$CPI = \frac{Number\ of\ clock\ cycles\ used\ (N)}{Number\ of\ instructions\ executed\ (n)}$$

Execution time (T) of a program

$$T = CPI * n * \tau$$

Supplemental Slides

Acc-ISA Pipelined Data Path

