- 6.1 Calculate the required maximum clock frequency for each of the following data paths:
 - a. Single-cycle data path in Fig. 6.2.




FIGURE 6.2 A single-cycle two-function data path that computes either A + B + C + D or A + B + C - D in one clock cycle.

$$f \leq \frac{1}{\gamma} \quad \text{cycles/second or Hertz} \qquad (4.2 \, \text{equation})$$

$$\gamma \geq 2\Delta + \Delta \quad \text{ADD/svB} \quad \text{for } \gamma + \gamma \quad \text{(6.1 equation)}$$

$$\gamma \geq 2(0.8 \, \text{ns}) + (1.1 \, \text{ns}) + (0.05 \, \text{ns}) + (0.05 \, \text{ns}) + (0.05 \, \text{ns})$$

$$f \leq \frac{1}{\gamma} = 350877193 = \int \int \Delta 350.877 \, \text{MHz}$$

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (), clock-to-q (), and clock-skew () are all 0.05ns. (15 points)

6.1 Calculate the required maximum clock frequency for each of the following data paths:

b. Multi-cycle data path in Fig. 6.3.

Cycle 2: $R \leftarrow R + B$ Cycle 3: $R \leftarrow R + C$

Cycle 4: If mode == 0 then $R \leftarrow R + D$; otherwise, $R \leftarrow R - D$




FIGURE 6.3 A multicycle data path requiring four clock cycles to compute A + B + C + D or A + B + C - D.

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (), clock-to-q (), and clock-skew () are all 0.05ns. (15 points)

- 6.1 Calculate the required maximum clock frequency for each of the following data paths:
 - c. Pipelined data path in Fig. 6.4.




FIGURE 6.4 A two-function pipelined data path computing a stream of quantities $A_i + B_i + C_i \pm D_i$ for i = 0, 1, 2, etc.

$$f \leq \frac{1}{2}$$
 cycles/second or Hertz (4.2 equation)
 $Y \geq \Delta$
ADD/sub + $Y + Y + Y$
 Cq cs (6.3 equation)

$$\gamma \geq (1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$f \leq \frac{1}{\gamma} = 800,000,000 \Rightarrow f \leq 800 \text{ MHz}$$

- Estimate the speedup between the following data paths when generating N = 1000 quantities $A_i + B_i$ $+ C_i \pm D_i$ for i = 0, 1, 2, ..., 999. Ignore the data reading and writing delays. (10 points)
 - a. Problem 6.1a vs. 6.1c




FIGURE 6.2 A single-cycle two-function data path that computes either A + B + C +D or A + B + C - D in one clock cycle.




FIGURE 6.4 A two-function pipelined data path computing a stream of quantities A_i + $B_i + C_i \pm D_i$ for i = 0, 1, 2, etc.

$$S = \frac{\gamma_{\text{single-cycle}}}{\gamma_{\text{pipeline}}} = \frac{\gamma_{\text{kr}}}{\gamma_{\text{tr}}} = \frac{\gamma_{\text{kr}}}{\gamma_{\text{tr}}} = \frac{\gamma_{\text{kr}}}{\gamma_{\text{tr}}} = \frac{\gamma_{\text{kr}}}{\gamma_{\text{tr}}}$$

$$= 2(0.8 \text{ ns}) + (1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$(1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$(1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$= \frac{(1,000)(3)}{(3)+(1,000-1)}$$

This is the correct answer