

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (t_{st}), clock-to-q (t_{cq}), and clock-skew (t_{cs}) are all 0.05ns. (15 points)

- 6.1 Calculate the required maximum clock frequency for each of the following data paths:
- a. Single-cycle data path in Fig. 6.2.




FIGURE 6.2 A single-cycle two-function data path that computes either $A + B + C + D$ or $A + B + C - D$ in one clock cycle.

$$f \leq \frac{1}{T} \text{ cycles/second or Hertz} \quad (4.2 \text{ equation})$$

$$T \geq 2\Delta_{\text{ADD}} + \Delta_{\text{ADD/SUB}} + t_{st} + t_{cq} + t_{cs} \quad (6.1 \text{ equation})$$

$$T \geq 2(0.8 \text{ ns}) + (1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$f \leq \frac{1}{T} = 350.877193 \Rightarrow f \leq 350.877 \text{ MHz}$$

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (t_{st}), clock-to-q (t_{cq}), and clock-skew (t_{cs}) are all 0.05ns. (15 points)

6.1 Calculate the required maximum clock frequency for each of the following data paths:

b. Multi-cycle data path in Fig. 6.3.

Cycle 2: $R \leftarrow R + B$

Cycle 3: $R \leftarrow R + C$

Cycle 4: If $mode == 0$ then $R \leftarrow R + D$; otherwise, $R \leftarrow R - D$




FIGURE 6.3 A multicycle data path requiring four clock cycles to compute $A + B + C + D$ or $A + B + C - D$.

$$f \leq \frac{1}{T} \text{ cycles/second or Hertz} \quad (4.2 \text{ equation})$$

$$T \geq \Delta_{mux1} + \Delta_{add/sub} + \Delta_{mux2} + T_{st} + T_{cq} + T_{cs} \quad (6.2 \text{ equation})$$

$$T \geq (0.3 \text{ ns}) + (1.1 \text{ ns}) + (0.6 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$f \leq \frac{1}{T} = 465116279.1 \Rightarrow f \leq 465.116 \text{ MHz}$$

For problems 6.1 through 6.3: Suppose the propagation delay of an 8-bit adder is 0.8ns, adder/subtractor is 1.1ns, 2-to-1 mux is 0.3ns, and 4-to-1 mux is 0.6ns. Also, assume register setup time (), clock-to-q (), and clock-skew () are all 0.05ns. (15 points)

6.1 Calculate the required maximum clock frequency for each of the following data paths:

c. Pipelined data path in Fig. 6.4.




FIGURE 6.4 A two-function pipelined data path computing a stream of quantities $A_i + B_i + C_i \pm D_i$ for $i = 0, 1, 2$, etc.

$$f \leq \frac{1}{\tau} \text{ cycles/second or Hertz} \quad (4.2 \text{ equation})$$

$$\tau \geq \tau_{\text{ADD/SUB}} + \tau_{\text{st}} + \tau_{\text{cq}} + \tau_{\text{cs}} \quad (6.3 \text{ equation})$$

$$\tau \geq (1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})$$

$$f \leq \frac{1}{\tau} = 800,000,000 \Rightarrow f \leq 800 \text{ MHz}$$

6.2 Estimate the speedup between the following data paths when generating $N = 1000$ quantities $A_i + B_i + C_i \pm D_i$ for $i = 0, 1, 2, \dots, 999$. Ignore the data reading and writing delays. (10 points)

a. Problem 6.1a vs. 6.1c




FIGURE 6.2 A single-cycle two-function data path that computes either $A + B + C + D$ or $A + B + C - D$ in one clock cycle.

VS




FIGURE 6.4 A two-function pipelined data path computing a stream of quantities $A_i + B_i + C_i \pm D_i$ for $i = 0, 1, 2$, etc.

$$S = \frac{\tau_{\text{single-cycle}}}{\tau_{\text{pipeline}}} = \frac{Nk\tau}{k\tau + (N-1)\tau} = \frac{Nk}{k+N-1}$$

(6.6 Equation)

$$= \frac{2(0.8 \text{ ns}) + (1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})}{(1.1 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns}) + (0.05 \text{ ns})}$$

(Using First eq.)

$$S = 2.28 \text{ seconds}$$

$$= \frac{(1,000)(3)}{(3) + (1,000-1)}$$

(Using third eq.)

$$S = 2.994 \text{ seconds}$$

This is the correct answer