top_FPGA:1 PC decoder and controller unit display control unit seg_an(3:0) clk_proc_in alu2(7:0) PC_incr new_pc(7:0) binary_result(7:0) current_pc(7:0) rd_addr(2:0) rd_data(7:0) seg_bits(0:7) seg_bits(0:7) PC_inst r1_addr(2:0) Display_Control_Unit_inst r2_addr(2:0) r1_data(7:0) incr_pc r2_data(7:0) Decoder_Controller_inst Instructions ROM alu_8_bit ALU_out(7:0) Instructions_ROM_inst ALU_inst Registers Rs1_data_out(7:0) Rs2 addr in(2:0) Rd_addr_in(2:0) Rd_data_in(7:0) Rs2_data_out(7:0) Registers_inst