

top_FPGA Project Status (05/15/2019 - 19:27:13)			
Project File:	Processor.xise	Parser Errors:	No Errors
Module Name:	top_FPGA	Implementation State:	Programming File Generated
Target Device:	xc3s100e-4cp132	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	2 Warnings (0 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary [-]				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	120	1,920	6%	
Number of 4 input LUTs	649	1,920	33%	
Number of occupied Slices	389	960	40%	
Number of Slices containing only related logic	389	389	100%	
Number of Slices containing unrelated logic	0	389	0%	
Total Number of 4 input LUTs	692	1,920	36%	
Number used as logic	649			
Number used as a route-thru	43			
Number of bonded IOBs	40	83	48%	
Number of BUFGMUXs	2	24	8%	
Average Fanout of Non-Clock Nets	4.04			

Performance Summary [-]			
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:	All Constraints Met		

Detailed Reports [-]					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed May 15 19:26:46 2019	0	0	4 Infos (0 new)
Translation Report	Current	Wed May 15 19:26:50 2019	0	0	0
Map Report	Current	Wed May 15 19:26:54 2019	0	1 Warning (0 new)	2 Infos (0 new)
Place and Route Report	Current	Wed May 15 19:27:01 2019	0	1 Warning (0 new)	3 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Wed May 15 19:27:04 2019	0	0	6 Infos (0 new)
Bitgen Report	Current	Wed May 15 19:27:08 2019	0	0	0

Secondary Reports [-]		
Report Name	Status	Generated
WebTalk Report	Current	Wed May 15 19:27:09 2019
WebTalk Log File	Current	Wed May 15 19:27:13 2019

Date Generated: 05/15/2019 - 19:27:13