

top_FPGA Project Status (05/15/2019 - 19:16:18)			
<b>Project File:</b>	Processor.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	top_FPGA	<b>Implementation State:</b>	Programming File Generated
<b>Target Device:</b>	xc3s100e-4cp132	• <b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	<a href="#">3 Warnings (3 new)</a>
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	<a href="#">All Signals Completely Routed</a>
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	<a href="#">All Constraints Met</a>
<b>Environment:</b>	<a href="#">System Settings</a>	• <b>Final Timing Score:</b>	0 ( <a href="#">Timing Report</a> )

Device Utilization Summary <span>[-]</span>				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	119	1,920	6%	
Number of 4 input LUTs	653	1,920	34%	
Number of occupied Slices	396	960	41%	
Number of Slices containing only related logic	396	396	100%	
Number of Slices containing unrelated logic	0	396	0%	
Total Number of 4 input LUTs	698	1,920	36%	
Number used as logic	653			
Number used as a route-thru	45			
Number of bonded <a href="#">IOBs</a>	40	83	48%	
Number of BUFGMUXs	2	24	8%	
Average Fanout of Non-Clock Nets	4.05			

Performance Summary <span>[-]</span>			
<b>Final Timing Score:</b>	0 (Setup: 0, Hold: 0)	<b>Pinout Data:</b>	<a href="#">Pinout Report</a>
<b>Routing Results:</b>	<a href="#">All Signals Completely Routed</a>	<b>Clock Data:</b>	<a href="#">Clock Report</a>
<b>Timing Constraints:</b>	<a href="#">All Constraints Met</a>		

Detailed Reports <span>[-]</span>					
Report Name	Status	Generated	Errors	Warnings	Infos
<a href="#">Synthesis Report</a>	Current	Wed May 15 19:15:45 2019	0	0	<a href="#">4 Infos (4 new)</a>
<a href="#">Translation Report</a>	Current	Wed May 15 19:15:50 2019	0	0	0
<a href="#">Map Report</a>	Current	Wed May 15 19:15:56 2019	0	<a href="#">2 Warnings (2 new)</a>	<a href="#">2 Infos (2 new)</a>
<a href="#">Place and Route Report</a>	Current	Wed May 15 19:16:06 2019	0	<a href="#">1 Warning (1 new)</a>	<a href="#">3 Infos (3 new)</a>
Power Report					
<a href="#">Post-PAR Static Timing Report</a>	Current	Wed May 15 19:16:09 2019	0	0	<a href="#">6 Infos (6 new)</a>
<a href="#">Bitgen Report</a>	Current	Wed May 15 19:16:14 2019	0	0	0

Secondary Reports <span>[-]</span>		
Report Name	Status	Generated
<a href="#">WebTalk Report</a>	Current	Wed May 15 19:16:14 2019
<a href="#">WebTalk Log File</a>	Current	Wed May 15 19:16:18 2019

**Date Generated:** 05/15/2019 - 19:22:45