top_FPGA Project Status (05/13/2019 - 19:55:42)				
Project File:	Processor.xise	Parser Errors:		
Module Name:	top_FPGA	Implementation State:	Programming File Generated	
Target Device:	xc3s100e-4cp132	• Errors:	No Errors	
<b>Product Version:</b>	ISE 14.7	• Warnings:	2 Warnings (2 new)	
Design Goal:	Balanced	<ul><li>Routing Results:</li></ul>	All Signals Completely Routed	
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met	
<b>Environment:</b>	System Settings	• Final Timing Score:	0 (Timing Report)	

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	116	1,920	6%	
Number of 4 input LUTs	546	1,920	28%	
Number of occupied Slices	330	960	34%	
Number of Slices containing only related logic	330	330	100%	
Number of Slices containing unrelated logic	0	330	0%	
Total Number of 4 input LUTs	589	1,920	30%	
Number used as logic	546			
Number used as a route-thru	43			
Number of bonded <u>IOBs</u>	40	83	48%	
Number of BUFGMUXs	2	24	8%	
Average Fanout of Non-Clock Nets	4.02			

Performance Summary [-]				
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:	All Constraints Met			

Detailed Reports				ഥ	
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Mon May 13 21:03:39 2019	0	0	4 Infos (4 new)
Translation Report	Current	Mon May 13 21:03:43 2019	0	0	0
Map Report	Current	Mon May 13 21:03:46 2019	0	1 Warning (1 new)	2 Infos (2 new)
Place and Route Report	Current	Mon May 13 21:03:53 2019	0	1 Warning (1 new)	3 Infos (3 new)
Power Report					
Post-PAR Static Timing Report	Current	Mon May 13 21:03:56 2019	0	0	6 Infos (6 new)
Bitgen Report	Current	Mon May 13 21:04:00 2019	0	0	0

Secondary Reports		
Report Name	Status	Generated
WebTalk Report	Out of Date	Mon May 13 21:04:01 2019
WebTalk Log File	Out of Date	Mon May 13 21:04:05 2019

**Date Generated:** 05/13/2019 - 21:04:10