



TABLE OF CONTENTS

Chapter 1. Overview	
1.1. What is a CUDA Binary?	
1.2. Differences between cuobjdump and nvdisasm	
Chapter 2. cuobjdump	3
2.1. Usage	3
2.2. Command-line Options	6
Chapter 3. nvdisasm	8
3.1. Usage	8
3.2. Command-line Options	12
Chapter 4. Instruction Set Reference	15
4.1. Kepler Instruction Set	15
4.2. Maxwell and Pascal Instruction Set	18
4.3. Volta Instruction Set	22
4.4. Turing Instruction Set	26
4.5. NVIDIA Ampere Architecture Instruction Set	32
Chapter 5. nvprune	38
5.1. Usage	
5.2. Command-line Options	

LIST OF FIGURES

Figure 1	Control Flow	Graph	10	

LIST OF TABLES

Table 1	Comparison of cuobidump and nvdisasm	1
Table 2	cuobjdump Command-line Options	6
Table 3	nvdisasm Command-line Options	. 12
Table 4	Kepler Instruction Set	. 15
Table 5	Maxwell and Pascal Instruction Set	. 19
Table 6	Volta Instruction Set	. 22
Table 7	Turing Instruction Set	. 27
Table 8	NVIDIA Ampere Architecture Instruction Set	. 32
Table 9	nvprune Command-line Options	. 39

Chapter 1. OVERVIEW

This document introduces **cuobjdump**, **nvdisasm**, and **nvprune**, three CUDA binary tools for Linux(x86, ARM and P9), Windows, Mac OS and Android.

1.1. What is a CUDA Binary?

A CUDA binary (also referred to as cubin) file is an ELF-formatted file which consists of CUDA executable code sections as well as other sections containing symbols, relocators, debug info, etc. By default, the CUDA compiler driver **nvcc** embeds cubin files into the host executable file. But they can also be generated separately by using the "-cubin" option of **nvcc**. cubin files are loaded at run time by the CUDA driver API.



For more details on cubin files or the CUDA compilation trajectory, refer to NVIDIA CUDA Compiler Driver NVCC.

1.2. Differences between cuobjdump and nvdisasm

CUDA provides two binary utilities for examining and disassembling cubin files and host executables: **cuobjdump** and **nvdisasm**. Basically, **cuobjdump** accepts both cubin files and host binaries while **nvdisasm** only accepts cubin files; but **nvdisasm** provides richer output options.

Here's a quick comparison of the two tools:

Table 1 Comparison of cuobjdump and nvdisasm

	cuobjdump	nvdisasm
Disassemble cubin	Yes	Yes

	cuobjdump	nvdisasm
Extract ptx and extract and disassemble cubin from the following input files:	Yes	No
► Host binaries		
 Executables Object files Static libraries External fatbinary files 		
Control flow analysis and output	No	Yes
Advanced display options	No	Yes

Chapter 2. CUOBJDUMP

cuobjdump extracts information from CUDA binary files (both standalone and those embedded in host binaries) and presents them in human readable format. The output of **cuobjdump** includes CUDA assembly code for each kernel, CUDA ELF section headers, string tables, relocators and other CUDA specific sections. It also extracts embedded ptx text from host binaries.

For a list of CUDA assembly instruction set of each GPU architecture, see Instruction Set Reference.

2.1. Usage

cuobjdump accepts a single input file each time it's run. The basic usage is as following:

```
cuobjdump [options] <file>
```

To disassemble a standalone cubin or cubins embedded in a host executable and show CUDA assembly of the kernels, use the following command:

```
cuobjdump -sass <input file>
```

To dump cuda elf sections in human readable format from a cubin file, use the following command:

```
cuobjdump -elf <cubin file>
```

To extract ptx text from a host binary, use the following command:

```
cuobjdump -ptx <host binary>
```

Here's a sample output of **cuobjdump**:

```
$ cuobjdump a.out -sass -ptx
Fatbin elf code:
______
arch = sm 70
code version = [1,7]
producer = cuda
host = linux
compile size = 64bit
identifier = add.cu
code for sm 70
       Function : _Z3addPiS_S_
.headerflags
              @"EF_CUDA_SM70 EF_CUDA_PTX_SM(EF_CUDA_SM70)"
/*0000*/
              IMAD.MOV.U32 R1, RZ, RZ, C[0\bar{x}0][0\bar{x}28]; /* 0x00000a00ff017624 */
                                                       /* 0x000fd000078e00ff */
/*0010*/ @!PT SHFL.IDX PT, RZ, RZ, RZ, RZ;
                                                       /* 0x000000fffffff389 */
                                                       /* 0x000fe200000e00ff */
/*0020*/
              IMAD.MOV.U32 R2, RZ, RZ, c[0x0][0x160]; /* 0x00005800ff027624 */
                                                        /* 0x000fe200078e00ff */
/*0030*/
                                                       /* 0x0000590000037a02 */
             MOV R3, c[0x0][0x164];
                                                       /* 0x000fe2000000f00 */
             IMAD.MOV.U32 R4, RZ, RZ, c[0x0][0x168]; /* 0x00005a00ff047624 */
/*0040*/
                                                       /* 0x000fe200078e00ff */
                                                       /* 0x00005b0000057a02 */
/*0050*/
             MOV R5, c[0x0][0x16c];
                                                       /* 0x000fcc000000f00 */
                                                       /* 0x000000002027381 */
/*0060*/
             LDG.E.SYS R2, [R2];
                                                       /* 0x000ea800001ee900 */
/*0070*/
             LDG.E.SYS R5, [R4];
                                                       /* 0x000000004057381 */
                                                       /* 0x000ea200001ee900 */
            IMAD.MOV.U32 R6, RZ, RZ, c[0x0][0x170] ; /* 0x00005c00ff067624 */
/*0080*/
                                                       /* 0x000fe200078e00ff */
/*0090*/
                                                       /* 0x00005d0000077a02 */
             MOV R7, c[0x0][0x174];
                                                      /* 0x000fe40000000f00 */
/* 0x0000000502097210 */
/* 0x004fd00007ffe0ff */
/*00a0*/
             IADD3 R9, R2, R5, RZ;
/*00b0*/
             STG.E.SYS [R6], R9;
                                                      /* 0x0000000906007386 */
                                                      /* 0x000fe2000010e900 */
                                                      /* 0x00000000000794d */
/*00c0*/
             EXIT ;
                                                       /* 0x000fea0003800000 */
/*00d0*/
             BRA 0xd0;
                                                       /* 0xfffffff000007947 */
                                                       /* 0x000fc0000383ffff */
                                                       /* 0x000000000007918 */
/*00e0*/
             NOP;
                                                       /* 0x000fc00000000000 */
                                                       /* 0x000000000007918 */
/*00f0*/
             NOP;
                                                       /* 0x000fc00000000000 */
```

```
Fatbin ptx code:
arch = sm 70
code vers\overline{i}on = [7,0]
producer = cuda
host = linux
compile size = 64bit
compressed
identifier = add.cu
.version 7.0
.target sm_70
.address size 64
.visible .entry Z3addPiS S (
.param .u64 Z3addPiS S param 0,
.param .u64 Z3addPiS S param 1,
.param .u64 Z3addPiS S param 2
.reg .s32 %r<4>;
.reg .s64 %rd<7>;
ld.param.u64 %rd1, [_Z3addPiS_S__param_0];
ld.param.u64 %rd2, [_Z3addPiS_S__param_1];
ld.param.u64 %rd3, [_Z3addPiS_S__param_2];
cvta.to.global.u64 %rd4, %rd3;
cvta.to.global.u64 %rd5, %rd2;
cvta.to.global.u64 %rd6, %rd1;
ld.global.u32 %r1, [%rd6];
ld.global.u32 %r2, [%rd5];
add.s32 %r3, %r2, %r1;
st.global.u32 [%rd4], %r3;
ret;
```

As shown in the output, the a.out host binary contains cubin and ptx code for sm_70. To list cubin files in the host binary use -lelf option:

```
$ cuobjdump a.out -lelf
ELF file 1: add_new.sm_70.cubin
ELF file 2: add_new.sm_75.cubin
ELF file 3: add_old.sm_70.cubin
ELF file 4: add_old.sm_75.cubin
```

To extract all the cubins as files from the host binary use **-xelf all** option:

```
$ cuobjdump a.out -xelf all
Extracting ELF file 1: add_new.sm_70.cubin
Extracting ELF file 2: add_new.sm_75.cubin
Extracting ELF file 3: add_old.sm_70.cubin
Extracting ELF file 4: add_old.sm_75.cubin
```

To extract the cubin named add_new.sm_70.cubin:

```
$ cuobjdump a.out -xelf add_new.sm_70.cubin
Extracting ELF file 1: add_new.sm_70.cubin
```

To extract only the cubins containing **old** in their names:

```
$ cuobjdump a.out -xelf _old
Extracting ELF file 1: add_old.sm_70.cubin
Extracting ELF file 2: add_old.sm_75.cubin
```

You can pass any substring to **-xelf** and **-xptx** options. Only the files having the substring in the name will be extracted from the input binary.

To dump common and per function resource usage information:

```
$ cuobjdump test.cubin -res-usage

Resource usage:
   Common:
   GLOBAL:56 CONSTANT[3]:28
Function calculate:
   REG:24 STACK:8 SHARED:0 LOCAL:0 CONSTANT[0]:472 CONSTANT[2]:24 TEXTURE:0
   SURFACE:0 SAMPLER:0
   Function mysurf_func:
   REG:38 STACK:8 SHARED:4 LOCAL:0 CONSTANT[0]:532 TEXTURE:8 SURFACE:7 SAMPLER:0
   Function mytexsampler_func:
   REG:42 STACK:0 SHARED:0 LOCAL:0 CONSTANT[0]:472 TEXTURE:4 SURFACE:0 SAMPLER:1
```

Note that value for REG, TEXTURE, SURFACE and SAMPLER denotes the count and for other resources it denotes no. of byte(s) used.

2.2. Command-line Options

Table 2 contains supported command-line options of **cuobjdump**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 2 cuobjdump Command-line Options

Option (long)	Option (short)	Description
all-fatbin	-all	Dump all fatbin sections. By default will only dump contents of executable fatbin (if exists), else relocatable fatbin if no executable fatbin.
dump-elf	-elf	Dump ELF Object sections.
dump-elf-symbols	-symbols	Dump ELF symbol names.
dump-ptx	-ptx	Dump PTX for all listed device functions.
dump-sass	-sass	Dump CUDA assembly for a single cubin file or all cubin files embedded in the binary.
dump-resource-usage	-res- usage	Dump resource usage for each ELF. Useful in getting all the resource usage information at one place.
extract-elf <partial file="" name="">,</partial>	-xelf	Extract ELF file(s) name containing <partial file="" name=""> and save as file(s). Use 'all' to extract all files. To get</partial>

Option (long)	Option (short)	Description
		the list of ELF files use -lelf option. Works with host executable/object/library and external fatbin. All 'dump' and 'list' options are ignored with this option.
extract-ptx <partial file="" name="">,</partial>	-xptx	Extract PTX file(s) name containing <partial file="" name=""> and save as file(s). Use 'all' to extract all files. To get the list of PTX files use -lptx option. Works with host executable/object/library and external fatbin. All 'dump' and 'list' options are ignored with this option.</partial>
function <function name="">,</function>	-fun	Specify names of device functions whose fat binary structures must be dumped.
function-index <function index="">,</function>	-findex	Specify symbol table index of the function whose fat binary structures must be dumped.
gpu-architecture <gpu architecture name></gpu 	-arch	Specify GPU Architecture for which information should be dumped. Allowed values for this option: 'sm_35','sm_37','sm_50','sm_52','sm_53','sm_60','sm_61','sm_62','sm_70','sm_72','sm_75','sm_80'.
help	-h	Print this help information on this tool.
list-elf	-lelf	List all the ELF files available in the fatbin. Works with host executable/object/library and external fatbin. All other options are ignored with this flag. This can be used to select particular ELF with -xelf option later.
list-ptx	-lptx	List all the PTX files available in the fatbin. Works with host executable/object/library and external fatbin. All other options are ignored with this flag. This can be used to select particular PTX with -xptx option later.
options-file <file>,</file>	-optf	Include command line options from specified file.
sort-functions	-sort	Sort functions when dumping sass.
version	-v	Print version information on this tool.

Chapter 3. NVDISASM

nvdisasm extracts information from standalone cubin files and presents them in human readable format. The output of nvdisasm includes CUDA assembly code for each kernel, listing of ELF data sections and other CUDA specific sections. Output style and options are controlled through nvdisasm command-line options. nvdisasm also does control flow analysis to annotate jump/branch targets and makes the output easier to read.



nvdisasm requires complete relocation information to do control flow analysis. If
this information is missing from the CUDA binary, either use the nvdisasm option
"-ndf" to turn off control flow analysis, or use the ptxas and nvlink option "preserve-relocs" to re-generate the cubin file.

For a list of CUDA assembly instruction set of each GPU architecture, see Instruction Set Reference.

3.1. Usage

nvdisasm accepts a single input file each time it's run. The basic usage is as following:

nvdisasm [options] <input cubin file>

Here's a sample output of nvdisasm:

```
EF_CUDA_.
.elftype @"ET_EXEC"
//----...nv.info
            .section .nv.info,"",@"SHT_CUDA_INFO"
            .align 4
//----- .text. Z9acos main10acosParams -----
           .section .text. Z9acos main10acosParams, "ax", @progbits
            .sectioninfo @"SHI_REGISTERS=14"
                      .global _Z9acos_main10acosParams
.type _Z9acos_main10acosParams,@function
.size _Z9acos_main10acosParams,(.L_21 - _Z9acos_main10acosParams)
.other _Z9acos_main10acosParams,@"STO_CUDA_FNTPV_CTV_DDDAWS."
            .align 128
 Z9acos main10acosParams:
\overline{\phantom{a}}text. \overline{\mathtt{Z}}9acos main10acosParams:
                       /*000<u>0</u>*/
                                                                                              MOV R1, c[0x0][0x28];
                        /*0010*/
                                                                                             NOP;
                      /*0020*/
/*0030*/
/*0040*/
/*0050*/
/*0060*/
                                                                                               S2R R0, SR_CTAID.X;
S2R R3, SR_TID.X;
                                                                                              IMAD R0, R\overline{0}, c[0x0][0x0], R3;
                                                                                               ISETP.GE.AND PO, PT, RO, c[0x0][0x170], PT;
                /*0070*/
/*0080*/
/*0090*/
/*0090*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0000*/
/*0010*/
/*0010*/
/*0010*/
/*0110*/
/*0110*/
/*0110*/
/*0110*/
/*0110*/
/*0130*/
/*0130*/
/*0130*/
/*0150*/
/*0150*/
/*0160*/
/*0160*/
/*0160*/
/*0160*/
/*0160*/
/*0170*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0180*/
/*0
                                                                              @PO EXIT ;
.L 1:
                                                                                          FSETP.GT.FTZ.AND PO, PT, |R2|.reuse, 0.5699, PT;
                                                                                             FFMA.FTZ R7, R6, R7, 0.018166976049542427063;
                                                                                              FFMA.FTZ R7, R6, R7, 0.046756859868764877319;
FFMA.FTZ R7, R6, R7, 0.074846573173999786377;
FFMA.FTZ R7, R6, R7, 0.16667014360427856445;
                                                                                              ISETP.GE.AND PO, PT, RO, c[0x0][0x170], PT;
.L_2:
                        /*0220*/
                                                                                                 BRA `(.L 2);
.L 21:
```

To get the control flow graph of a kernel, use the following:

```
nvdisasm -cfg <input cubin file>
```

nvdisasm is capable of generating control flow of CUDA assembly in the format of DOT graph description language. The output of the control flow from nvdisasm can be directly imported to a DOT graph visualization tool such as Graphviz.

Here's how you can generate a PNG image (cfg.png) of the control flow of the above cubin (a.cubin) with nvdisasm and Graphviz:

```
nvdisasm -cfg a.cubin | dot -ocfg.png -Tpng
```

Here's the generated graph:



Figure 1 Control Flow Graph

nvdisasm is capable of showing the register (general and predicate) liveness range information. For each line of CUDA assembly, **nvdisasm** displays whether a given device register was assigned, accessed, live or re-assigned. It also shows the total number of registers used. This is useful if the user is interested in the life range of any particular register, or register usage in general.

Here's a sample output (output is pruned for brevity):

```
00000000011
                                                                                           # 012345678901 | # 01
      .gibal acos, efunction
.size acos, (.L_21 - acos)
.other acos, @"STO_CUDA_ENTRY_STV_DEFAULT"
acos:
      MOV R1, c[0x0][0x28];
      NOP;
      NOF;

S2R R0, SR_CTAID.X;

S2R R3, SR_TID.X;

IMAD R0, R0, c[0x0][0x0], R3;

ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT;
@PO EXIT ;
 .L 1:
       MOV R11, 0x4;
IMAD.WIDE R2, R0, R11, c[0x0][0x160];
LDG.E.SYS R2, [R2];
                                                                                            4 ::^
       MOV R7, 0x3d53f941;
FADD.FTZ R4, |R2|.reuse, -RZ; // |
FSETP.GT.FTZ.AND P0, PT, |R2|.reuse, 0.5699, PT; // |
                                                                                          6 ::v :
        FSETP.GEU.FTZ.AND P1, PT, R2, RZ, PT;
FADD.FTZ R5, -R4, 1;
IMAD.WIDE R2, R0, R11, c[0x0][0x168];
                                                                                                              : | 2 :^
: | 2 ::
v | 2 ::
                                                                                          8 v:^^:: :
| 2 ::
| 2 v:
                                                                                                                   2 ::
                                                                                                                   | 2 ::
                                                                                                    : vx
                                                                                                                   | 2 ::
                                                                                                    : VX
                                                                                           5 :: : vx
5 :: : vx
                                                                                                                   | 2 :: | 2 :: | 2 ::
                                                                                            4 :: v x
                                                                                                                   | 2 ::
| 2 v:
| 2 ^:
@!P1 FADD.FTZ R9, -R9, 3.1415927410125732422;
STG.E.SYS [R2], R9;
@!P0 BRA `(.L_1);
                                                                                                                   | 2 :v
       EXIT ;
                                                                                           1 :
.L_2:
       BRA `(.L_2);
 .L 21:
                                                                                       Legend:

. Register assignment
                                                                                        ^ : Register assignment
v : Register usage
x : Register usage and reassignment
: : Register in use
                                                                                             <space> : Register not in use
# : Number of occupied registers
```

nvdisasm is capable of showing line number information of the CUDA source file which can be useful for debugging.

To get the line-info of a kernel, use the following:

```
nvdisasm -g <input cubin file>
```

Here's a sample output of a kernel using **nvdisasm** -**g** command:

```
//----.text._Z6kernali
       .section .text._Z6kernali,"ax",@progbits
.sectioninfo @"SHI_REGISTERS=24"
       .align 128
.global _Z6kernali
.type _Z6kernali,@function
.size _Z6kernali,(.L_4 - Z6kernali)
.other _Z6kernali,@"STO_CUDA_ENTRY_STV_DEFAULT"
ali:
Z6kernali:
.text._Z6kernali:
       /*0000*/
                                    MOV R1, c[0x0][0x28];
       /*0010*/
                                    NOP;
       //## File "/home/user/cuda/sample/sample.cu", line 25
       /*0020*/
                                   MOV R0, 0x160 ;
       /*0030*/
                                    LDC R0, c[0x0][R0];
                                   MOV RO, RO;
       /*0040*/
                                   MOV R2, R0;
       /*0050*/
        //## File "/home/user/cuda/sample/sample.cu", line 26
                     MOV R4, R2;
        /*0060*/
        /*0070*/
                                   MOV R20, 32@lo((_Z6kernali + .L_1@srel));
       /*0080*/
                                   MOV R21, 32@hi((_Z6kernali + .L_1@srel));
       /*0090*/
                                   CALL.ABS.NOINC `( Z3fooi);
.L 1:
       /*00a0*/
                                   MOV R0, R4;
                                MOV R2, R0;
MOV R20, 320
MOV R21, 320
       /*00b0*/
       /*00c0*/
                                   /*00d0*/
       /*00e0*/
       /*00f0*/
.L 2:
       /*0100*/
                                  MOV R4, R4;
       /*0110*/
                                    IADD3 R4, R2, R4, RZ;
       /*0120*/
                                  MOV R2, 32@lo(arr);
       /*0130*/
                                   MOV R3, 32@hi(arr);
                                   MOV R2, R2;
       /*0140*/
        /*0150*/
                                   MOV R3, R3;
        /*0160*/
                                    ST.E.SYS [R2], R4;
       //## File "/home/user/cuda/sample/sample.cu", line 27
       /*0170*/
                                   ERRBAR ;
       /*0180*/
                                    EXIT ;
.L 3:
                                   BRA `(.L_3);
       /*0190*/
.L 4:
```

3.2. Command-line Options

Table 3 contains the supported command-line options of **nvdisasm**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 3 nvdisasm Command-line Options

Option (long)	Option (short)	Description
base-address <value></value>	-base	Specify the logical base address of the image to disassemble. This option is only valid when disassembling a raw instruction binary (see option ' binary'), and is ignored when disassembling an Elf file. Default value: 0.

Option (long)	Option (short)	Description
binary <smxy></smxy>	-b	When this option is specified, the input file is assumed to contain a raw instruction binary, that is, a sequence of binary instruction encodings as they occur in instruction memory. The value of this option must be the asserted architecture of the raw binary. Allowed values for this option: 'SM35','SM37','SM50','SM52','SM53','SM60','SM61','SM62','SM70','SM72','SM75','SM80'.
cuda-function-index <symbol index="">,</symbol>	-fun	Restrict the output to the CUDA functions represented by symbols with the given indices. The CUDA function for a given symbol is the enclosing section. This only restricts executable sections; all other sections will still be printed.
help	-h	Print this help information on this tool.
life-range-mode	-lrm	This option implies option 'print-life-ranges', and determines how register live range info should be printed. 'count': Not at all, leaving only the # column (number of live registers); 'wide': Columns spaced out for readability (default); 'narrow': A one-character column for each register, economizing on table width Allowed values for this option: 'count', 'narrow', 'wide'.
no-dataflow	-ndf	Disable dataflow analyzer after disassembly. Dataflow analysis is normally enabled to perform branch stack analysis and annotate all instructions that jump via the GPU branch stack with inferred branch target labels. However, it may occasionally fail when certain restrictions on the input nvelf/cubin are not met.
no-vliw	-novliw	Conventional mode; disassemble paired instructions in normal syntax, instead of VLIW syntax.
options-file <file>,</file>	-optf	Include command line options from specified file.
output-control-flow- graph	-cfg	When specified, output the control flow graph in a format consumable by graphviz tools (such as dot).
print-code	-с	Only print code sections.
print-instr-offsets-cfg	-poff	When specified, print instruction offsets in the control flow graph. This should be used along with the optionoutput-control-flow-graph.
print-instruction- encoding	-hex	When specified, print the encoding bytes after each disassembled operation.
print-life-ranges	-plr	Print register life range information in a trailing column in the produced disassembly.
print-line-info	-g	Annotate disassembly with source line information obtained from .debug_line section, if present.
print-line-info-ptx	-gp	Annotate disassembly with source line information obtained from .nv_debug_line_sass section, if present.
print-raw	-raw	Print the disassembly without any attempt to beautify it.

Option (long)	Option (short)	Description
separate-functions	-sf	Separate the code corresponding with function symbols by some new lines to let them stand out in the printed disassembly.
version	-v	Print version information on this tool.

Chapter 4. INSTRUCTION SET REFERENCE

This is an instruction set reference for NVIDIA® GPU architectures Kepler, Maxwell, Pascal, Volta, Turing and the NVIDIA Ampere GPU microarchitecture.

4.1. Kepler Instruction Set

The Kepler architecture (Compute Capability 3.x) has the following instruction set format:

```
(instruction) (destination) (source1), (source2) ...
```

Valid destination and source locations include:

- RX for registers
- SRX for special system-controlled registers
- ▶ PX for condition registers
- c[X][Y] for constant memory

Table 4 lists valid instructions for the Kepler GPUs.

Table 4 Kepler Instruction Set

Opcode	Description
Floating Point Instructions	
FFMA	FP32 Fused Multiply Add
FADD	FP32 Add
FCMP	FP32 Compare
FMUL	FP32 Multiply
FMNMX	FP32 Minimum/Maximum
FSWZ	FP32 Swizzle
FSET	FP32 Set
FSETP	FP32 Set Predicate

Opcode	Description
FCHK	FP32 Division Test
RRO	FP Range Reduction Operator
MUFU	FP Multi-Function Operator
DFMA	FP64 Fused Multiply Add
DADD	FP64 Add
DMUL	FP64 Multiply
DMNMX	FP64 Minimum/Maximum
DSET	FP64 Set
DSETP	FP64 Set Predicate
Integer Instructions	
IMAD	Integer Multiply Add
IMADSP	Integer Extract Multiply Add
IMUL	Integer Multiply
IADD	Integer Add
ISCADD	Integer Scaled Add
ISAD	Integer Sum Of Abs Diff
IMNMX	Integer Minimum/Maximum
BFE	Integer Bit Field Extract
BFI	Integer Bit Field Insert
SHR	Integer Shift Right
SHL	Integer Shift Left
SHF	Integer Funnel Shift
LOP	Integer Logic Op
FLO	Integer Find Leading One
ISET	Integer Set
ISETP	Integer Set Predicate
ICMP	Integer Compare and Select
POPC	Population Count
Conversion Instructions	
F2F	Float to Float
F2I	Float to Integer
I2F	Integer to Float
121	Integer to Integer
Movement Instructions	
MOV	Move

PRMT Permute SHFL Warp Shuffle Predicate/CC Instructions PZR Predicate to Register RZP Register to Predicate CSET CC Set CSETP CC Set Predicate PSETP Predicate Set PSETP Predicate Set Predicate TEX Texture Instructions TEX Texture Load TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDS Load from Shared Memory STL Store to Memory STL Store to Memory STS Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	Opcode	Description
SHFL Warp Shuffle Predicate/CC Instructions P2R Predicate to Register R2P Register to Predicate CSET CC Set CSETP CC Set CSETP Predicate Set Predicate Predicate Set Predicate Predicate	SEL	Conditional Select/Move
Predicate/CC Instructions PZR Predicate to Register RZP Register to Predicate CSET CC Set CSETP CC Set CSETP Predicate Set PSETP Predicate Set PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDSLK Load from Shared Memory STS Store to Memory STC Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation CCTL Cache Control CCTL Cache Control CCTLL Cache Control (Local)	PRMT	Permute
P2R Register to Predicate CSET CC Set CSETP CC Set Predicate PSET Predicate Set PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory STE Store to Memory STE Store to Shared Memory STE Store to Shared Memory STE Store to Shared Memory TSTS Store to Shared Memory STE Store to Shared Memory TSTS Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	SHFL	Warp Shuffle
R2P Register to Predicate CSET CC Set CSETP CC Set Predicate PSET Predicate Set PSETP Predicate Set Predicate TExture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDS Load from Shared Memory STL Store to Memory STL Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	Predicate/CC Instructions	
CSET CC Set CSETP CC Set Predicate PSET Predicate Set PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDS Load from Shared Memory STS Store to Memory STL Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	P2R	Predicate to Register
CSETP CC Set Predicate PSET Predicate Set PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory STS Store to Memory STL Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	R2P	Register to Predicate
PSET Predicate Set PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory STS Store to Memory STL Store to Shared Memory STS Store to Shared Memory Atomic Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	CSET	CC Set
PSETP Predicate Set Predicate Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDS Store to Memory STL Store to Local Memory STL Store to Shared Memory STS Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	CSETP	CC Set Predicate
Texture Instructions TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory STS Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Atomic Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED CCTL Cache Control CCCTL Cache Control (Local)	PSET	Predicate Set
TEX Texture Fetch TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDS Load from Shared Memory ST Store to Memory STL Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	PSETP	Predicate Set Predicate
TLD Texture Load TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory TSTL Store to Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	Texture Instructions	
TLD4 Texture Load 4 Texels TXQ Texture Query Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDS Load from Shared Memory ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCCTLL Cache Control (Local)	TEX	Texture Fetch
Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Shared Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Reduction Operation RED Atomic Memory Reduction Operation CCTL Cache Control (Local)	TLD	Texture Load
Compute Load/Store Instructions LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STL Store to Shared Memory STS Store to Shared Memory STS Store to Shared Memory STSUL Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCCTLL Cache Control (Local)	TLD4	Texture Load 4 Texels
LDC Load from Constant LD Load from Memory LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	TXQ	Texture Query
LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSUL Store to Shared Memory STSUL Store to Shared Memory COTL Cache Control CCTLL Cache Control (Local)	Compute Load/Store Instruction	ns
LDG Non-coherent Global Memory Load LDL Load from Local Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	LDC	Load from Constant
LDL Load from Local Memory LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	LD	Load from Memory
LDS Load from Shared Memory LDSLK Load from Shared Memory and Lock ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control Cache Control (Local)	LDG	Non-coherent Global Memory Load
LDSLK Load from Shared Memory and Lock Store to Memory STL Store to Local Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	LDL	Load from Local Memory
ST Store to Memory STL Store to Local Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	LDS	Load from Shared Memory
STL Store to Local Memory STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	LDSLK	Load from Shared Memory and Lock
STS Store to Shared Memory STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	ST	Store to Memory
STSCUL Store to Shared Memory Conditionally and Unlock ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	STL	Store to Local Memory
ATOM Atomic Memory Operation RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	STS	Store to Shared Memory
RED Atomic Memory Reduction Operation CCTL Cache Control CCTLL Cache Control (Local)	STSCUL	Store to Shared Memory Conditionally and Unlock
CCTL Cache Control CCTLL Cache Control (Local)	ATOM	Atomic Memory Operation
CCTLL Cache Control (Local)	RED	Atomic Memory Reduction Operation
` '	CCTL	Cache Control
	CCTLL	Cache Control (Local)
MEMBAR Memory Barrier	MEMBAR	Memory Barrier
Surface Memory Instructions	Surface Memory Instructions	
SUCLAMP Surface Clamp	SUCLAMP	Surface Clamp
SUBFM Surface Bit Field Merge	SUBFM	Surface Bit Field Merge
SUEAU Surface Effective Address	SUEAU	Surface Effective Address

Opcode	Description
SULDGA	Surface Load Generic Address
SUSTGA	Surface Store Generic Address
Control Instructions	
BRA	Branch to Relative Address
BRX	Branch to Relative Indexed Address
JMP	Jump to Absolute Address
JMX	Jump to Absolute Indexed Address
CAL	Call to Relative Address
JCAL	Call to Absolute Address
RET	Return from Call
BRK	Break from Loop
CONT	Continue in Loop
SSY	Set Sync Relative Address
РВК	Pre-Break Relative Address
PCNT	Pre-Continue Relative Address
PRET	Pre-Return Relative Address
BPT	Breakpoint/Trap
EXIT	Exit Program
Miscellaneous Instructions	
NOP	No Operation
S2R	Special Register to Register
B2R	Barrier to Register
BAR	Barrier Synchronization
VOTE	Query condition across threads

4.2. Maxwell and Pascal Instruction Set

The Maxwell (Compute Capability 5.x) and the Pascal (Compute Capability 6.x) architectures have the following instruction set format:

(instruction) (destination) (source1), (source2) ...

Valid destination and source locations include:

- RX for registers
- SRX for special system-controlled registers
- PX for condition registers
- c[X][Y] for constant memory

Table 5 lists valid instructions for the Maxwell and Pascal GPUs.

Table 5 Maxwell and Pascal Instruction Set

Opcode	Description
Floating Point Instructions	
FADD	FP32 Add
FCHK	Single Precision FP Divide Range Check
FCMP	FP32 Compare to Zero and Select Source
FFMA	FP32 Fused Multiply and Add
FMNMX	FP32 Minimum/Maximum
FMUL	FP32 Multiply
FSET	FP32 Compare And Set
FSETP	FP32 Compare And Set Predicate
FSWZADD	FP32 Add used for FSWZ emulation
MUFU	Multi Function Operation
RRO	Range Reduction Operator FP
DADD	FP64 Add
DFMA	FP64 Fused Mutiply Add
DMNMX	FP64 Minimum/Maximum
DMUL	FP64 Multiply
DSET	FP64 Compare And Set
DSETP	FP64 Compare And Set Predicate
HADD2	FP16 Add
HFMA2	FP16 Fused Mutiply Add
HMUL2	FP16 Multiply
HSET2	FP16 Compare And Set
HSETP2	FP16 Compare And Set Predicate
Integer Instructions	
BFE	Bit Field Extract
BFI	Bit Field Insert
FLO	Find Leading One
IADD	Integer Addition
IADD3	3-input Integer Addition
ICMP	Integer Compare to Zero and Select Source
IMAD	Integer Multiply And Add
IMADSP	Extracted Integer Multiply And Add.

Opcode	Description
IMNMX	Integer Minimum/Maximum
IMUL	Integer Multiply
ISCADD	Scaled Integer Addition
ISET	Integer Compare And Set
ISETP	Integer Compare And Set Predicate
LEA	Compute Effective Address
LOP	Logic Operation
LOP3	3-input Logic Operation
POPC	Population count
SHF	Funnel Shift
SHL	Shift Left
SHR	Shift Right
XMAD	Integer Short Multiply Add
Conversion Instructions	
F2F	Floating Point To Floating Point Conversion
F2I	Floating Point To Integer Conversion
I2F	Integer To Floating Point Conversion
121	Integer To Integer Conversion
Movement Instructions	
MOV	Move
PRMT	Permute Register Pair
SEL	Select Source with Predicate
SHFL	Warp Wide Register Shuffle
Predicate/CC Instructions	
CSET	Test Condition Code And Set
CSETP	Test Condition Code and Set Predicate
PSET	Combine Predicates and Set
PSETP	Combine Predicates and Set Predicate
P2R	Move Predicate Register To Register
R2P	Move Register To Predicate/CC Register
Texture Instructions	
TEX	Texture Fetch
TLD	Texture Load
TLD4	Texture Load 4
TXQ	Texture Query

Opcode	Description
TEXS	Texture Fetch with scalar/non-vec4 source/destinations
TLD4S	Texture Load 4 with scalar/non-vec4 source/destinations
TLDS	Texture Load with scalar/non-vec4 source/destinations
Compute Load/Store Instructions	
LD	Load from generic Memory
LDC	Load Constant
LDG	Load from Global Memory
LDL	Load within Local Memory Window
LDS	Local within Shared Memory Window
ST	Store to generic Memory
STG	Store to global Memory
STL	Store within Local or Shared Window
STS	Store within Local or Shared Window
ATOM	Atomic Operation on generic Memory
ATOMS	Atomic Operation on Shared Memory
RED	Reduction Operation on generic Memory
CCTL	Cache Control
CCTLL	Cache Control
MEMBAR	Memory Barrier
CCTLT	Texture Cache Control
Surface Memory Instructions	
SUATOM	Atomic Op on Surface Memory
SULD	Surface Load
SURED	Reduction Op on Surface Memory
SUST	Surface Store
Control Instructions	
BRA	Relative Branch
BRX	Relative Branch Indirect
JMP	Absolute Jump
JMX	Absolute Jump Indirect
SSY	Set Synchronization Point
SYNC	Converge threads after conditional branch
CAL	Relative Call
JCAL	Absolute Call
PRET	Pre-Return From Subroutine

Opcode	Description
RET	Return From Subroutine
BRK	Break
РВК	Pre-Break
CONT	Continue
PCNT	Pre-continue
EXIT	Exit Program
PEXIT	Pre-Exit
BPT	BreakPoint/Trap
Miscellaneous Instructions	
NOP	No Operation
CS2R	Move Special Register to Register
S2R	Move Special Register to Register
B2R	Move Barrier To Register
BAR	Barrier Synchronization
R2B	Move Register to Barrier
VOTE	Vote Across SIMD Thread Group

4.3. Volta Instruction Set

The Volta architecture (Compute Capability 7.x) has the following instruction set format:

(instruction) (destination) (source1), (source2) ...

Valid destination and source locations include:

- RX for registers
- SRX for special system-controlled registers
- PX for predicate registers
- ► c[X][Y] for constant memory

Table 6 lists valid instructions for the Volta GPUs.

Table 6 Volta Instruction Set

Opcode	Description
Floating Point Instructions	
FADD	FP32 Add
FADD32I	FP32 Add
FCHK	Floating-point Range Check
FFMA32I	FP32 Fused Multiply and Add

Opcode	Description
FFMA	FP32 Fused Multiply and Add
FMNMX	FP32 Minimum/Maximum
FMUL	FP32 Multiply
FMUL32I	FP32 Multiply
FSEL	Floating Point Select
FSET	FP32 Compare And Set
FSETP	FP32 Compare And Set Predicate
FSWZADD	FP32 Swizzle Add
MUFU	FP32 Multi Function Operation
HADD2	FP16 Add
HADD2_32I	FP16 Add
HFMA2	FP16 Fused Mutiply Add
HFMA2_32I	FP16 Fused Mutiply Add
НММА	Matrix Multiply and Accumulate
HMUL2	FP16 Multiply
HMUL2_32I	FP16 Multiply
HSET2	FP16 Compare And Set
HSETP2	FP16 Compare And Set Predicate
DADD	FP64 Add
DFMA	FP64 Fused Mutiply Add
DMUL	FP64 Multiply
DSETP	FP64 Compare And Set Predicate
Integer Instructions	
BMSK	Bitfield Mask
BREV	Bit Reverse
FLO	Find Leading One
IABS	Integer Absolute Value
IADD	Integer Addition
IADD3	3-input Integer Addition
IADD32I	Integer Addition
IDP	Integer Dot Product and Accumulate
IDP4A	Integer Dot Product and Accumulate
IMAD	Integer Multiply And Add
IMMA	Integer Matrix Multiply and Accumulate
IMNMX	Integer Minimum/Maximum

Opcode	Description
IMUL	Integer Multiply
IMUL32I	Integer Multiply
ISCADD	Scaled Integer Addition
ISCADD32I	Scaled Integer Addition
ISETP	Integer Compare And Set Predicate
LEA	LOAD Effective Address
LOP	Logic Operation
LOP3	Logic Operation
LOP32I	Logic Operation
POPC	Population count
SHF	Funnel Shift
SHL	Shift Left
SHR	Shift Right
VABSDIFF	Absolute Difference
VABSDIFF4	Absolute Difference
Conversion Instructions	
F2F	Floating Point To Floating Point Conversion
F2I	Floating Point To Integer Conversion
I2F	Integer To Floating Point Conversion
121	Integer To Integer Conversion
12IP	Integer To Integer Conversion and Packing
FRND	Round To Integer
Movement Instructions	
MOV	Move
MOV32I	Move
PRMT	Permute Register Pair
SEL	Select Source with Predicate
SGXT	Sign Extend
SHFL	Warp Wide Register Shuffle
Predicate Instructions	
PLOP3	Predicate Logic Operation
PSETP	Combine Predicates and Set Predicate
P2R	Move Predicate Register To Register
R2P	Move Register To Predicate Register
Load/Store Instructions	

Opcode	Description
LD	Load from generic Memory
LDC	Load Constant
LDG	Load from Global Memory
LDL	Load within Local Memory Window
LDS	Load within Shared Memory Window
ST	Store to Generic Memory
STG	Store to Global Memory
STL	Store within Local or Shared Window
STS	Store within Local or Shared Window
MATCH	Match Register Values Across Thread Group
QSPC	Query Space
ATOM	Atomic Operation on Generic Memory
ATOMS	Atomic Operation on Shared Memory
ATOMG	Atomic Operation on Global Memory
RED	Reduction Operation on Generic Memory
CCTL	Cache Control
CCTLL	Cache Control
ERRBAR	Error Barrier
MEMBAR	Memory Barrier
CCTLT	Texture Cache Control
Texture Instructions	
TEX	Texture Fetch
TLD	Texture Load
TLD4	Texture Load 4
TMML	Texture MipMap Level
TXD	Texture Fetch With Derivatives
TXQ	Texture Query
Surface Instructions	
SUATOM	Atomic Op on Surface Memory
SULD	Surface Load
SURED	Reduction Op on Surface Memory
SUST	Surface Store
Control Instructions	
BMOV	Move Convergence Barrier State
ВРТ	BreakPoint/Trap

Opcode	Description
BRA	Relative Branch
BREAK	Break out of the Specified Convergence Barrier
BRX	Relative Branch Indirect
BSSY	Barrier Set Convergence Synchronization Point
BSYNC	Synchronize Threads on a Convergence Barrier
CALL	Call Function
EXIT	Exit Program
JMP	Absolute Jump
JMX	Absolute Jump Indirect
KILL	Kill Thread
NANOSLEEP	Suspend Execution
RET	Return From Subroutine
RPCMOV	PC Register Move
RTT	Return From Trap
WARPSYNC	Synchronize Threads in Warp
YIELD	Yield Control
Miscellaneous Instructions	
B2R	Move Barrier To Register
BAR	Barrier Synchronization
CS2R	Move Special Register to Register
DEPBAR	Dependency Barrier
GETLMEMBASE	Get Local Memory Base Address
LEPC	Load Effective PC
NOP	No Operation
PMTRIG	Performance Monitor Trigger
R2B	Move Register to Barrier
S2R	Move Special Register to Register
SETCTAID	Set CTA ID
SETLMEMBASE	Set Local Memory Base Address
VOTE	Vote Across SIMD Thread Group

4.4. Turing Instruction Set

The Turing architecture (Compute Capability 7.5) has the following instruction set format:

(instruction) (destination) (source1), (source2) ...

Valid destination and source locations include:

- RX for registers
- URX for uniform registers
- ► SRX for special system-controlled registers
- ▶ PX for predicate registers
- ► c[X][Y] for constant memory

Table 7 lists valid instructions for the Turing GPUs.

Table 7 Turing Instruction Set

Opcode	Description
Floating Point Instructions	
FADD	FP32 Add
FADD32I	FP32 Add
FCHK	Floating-point Range Check
FFMA32I	FP32 Fused Multiply and Add
FFMA	FP32 Fused Multiply and Add
FMNMX	FP32 Minimum/Maximum
FMUL	FP32 Multiply
FMUL32I	FP32 Multiply
FSEL	Floating Point Select
FSET	FP32 Compare And Set
FSETP	FP32 Compare And Set Predicate
FSWZADD	FP32 Swizzle Add
MUFU	FP32 Multi Function Operation
HADD2	FP16 Add
HADD2_32I	FP16 Add
HFMA2	FP16 Fused Mutiply Add
HFMA2_32I	FP16 Fused Mutiply Add
НММА	Matrix Multiply and Accumulate
HMUL2	FP16 Multiply
HMUL2_32I	FP16 Multiply
HSET2	FP16 Compare And Set
HSETP2	FP16 Compare And Set Predicate
DADD	FP64 Add
DFMA	FP64 Fused Mutiply Add
DMUL	FP64 Multiply

Opcode	Description		
DSETP	FP64 Compare And Set Predicate		
Integer Instructions			
ВММА	Bit Matrix Multiply and Accumulate		
BMSK	Bitfield Mask		
BREV	Bit Reverse		
FLO	Find Leading One		
IABS	Integer Absolute Value		
IADD	Integer Addition		
IADD3	3-input Integer Addition		
IADD32I	Integer Addition		
IDP	Integer Dot Product and Accumulate		
IDP4A	Integer Dot Product and Accumulate		
IMAD	Integer Multiply And Add		
IMMA	Integer Matrix Multiply and Accumulate		
IMNMX	Integer Minimum/Maximum		
IMUL	Integer Multiply		
IMUL32I	Integer Multiply		
ISCADD	Scaled Integer Addition		
ISCADD32I	Scaled Integer Addition		
ISETP	Integer Compare And Set Predicate		
LEA	LOAD Effective Address		
LOP	Logic Operation		
LOP3	Logic Operation		
LOP32I	Logic Operation		
POPC	Population count		
SHF	Funnel Shift		
SHL	Shift Left		
SHR	Shift Right		
VABSDIFF	Absolute Difference		
VABSDIFF4	Absolute Difference		
Conversion Instructions			
F2F	Floating Point To Floating Point Conversion		
F2I	Floating Point To Integer Conversion		
12F	Integer To Floating Point Conversion		
121	Integer To Integer Conversion		

Opcode	Description		
I2IP	Integer To Integer Conversion and Packing		
FRND	Round To Integer		
Movement Instructions			
MOV	Move		
MOV32I	Move		
MOVM	Move Matrix with Transposition or Expansion		
PRMT	Permute Register Pair		
SEL	Select Source with Predicate		
SGXT	Sign Extend		
SHFL	Warp Wide Register Shuffle		
Predicate Instructions	-		
PLOP3	Predicate Logic Operation		
PSETP	Combine Predicates and Set Predicate		
P2R	Move Predicate Register To Register		
R2P	Move Register To Predicate Register		
Load/Store Instructions			
LD	Load from generic Memory		
LDC	Load Constant		
LDG	Load from Global Memory		
LDL	Load within Local Memory Window		
LDS	Load within Shared Memory Window		
LDSM	Load Matrix from Shared Memory with Element Size Expansion		
ST	Store to Generic Memory		
STG	Store to Global Memory		
STL	Store within Local or Shared Window		
STS	Store within Local or Shared Window		
MATCH	Match Register Values Across Thread Group		
QSPC	Query Space		
ATOM	Atomic Operation on Generic Memory		
ATOMS	Atomic Operation on Shared Memory		
ATOMG	Atomic Operation on Global Memory		
RED	Reduction Operation on Generic Memory		
CCTL	Cache Control		
CCTLL	Cache Control		
ERRBAR	Error Barrier		

Opcode	Description		
MEMBAR	Memory Barrier		
CCTLT	Texture Cache Control		
Uniform Datapath Instructions			
R2UR	Move from Vector Register to a Uniform Register		
S2UR	Move Special Register to Uniform Register		
UBMSK	Uniform Bitfield Mask		
UBREV	Uniform Bit Reverse		
UCLEA	Load Effective Address for a Constant		
UFLO	Uniform Find Leading One		
UIADD3	Uniform Integer Addition		
UIADD3.64	Uniform Integer Addition		
UIMAD	Uniform Integer Multiplication		
UISETP	Integer Compare and Set Uniform Predicate		
ULDC	Load from Constant Memory into a Uniform Register		
ULEA	Uniform Load Effective Address		
ULOP	Logic Operation		
ULOP3	Logic Operation		
ULOP32I	Logic Operation		
UMOV	Uniform Move		
UP2UR	Uniform Predicate to Uniform Register		
UPLOP3	Uniform Predicate Logic Operation		
UPOPC	Uniform Population Count		
UPRMT	Uniform Byte Permute		
UPSETP	Uniform Predicate Logic Operation		
UR2UP	Uniform Register to Uniform Predicate		
USEL	Uniform Select		
USGXT	Uniform Sign Extend		
USHF	Uniform Funnel Shift		
USHL	Uniform Left Shift		
USHR	Uniform Right Shift		
VOTEU	Voting across SIMD Thread Group with Results in Uniform Destination		
Texture Instructions	·		
TEX	Texture Fetch		
TLD	Texture Load		
TLD4	Texture Load 4		

Opcode	Description		
TMML	Texture MipMap Level		
TXD	Texture Fetch With Derivatives		
TXQ	Texture Query		
Surface Instructions			
SUATOM	Atomic Op on Surface Memory		
SULD	Surface Load		
SURED	Reduction Op on Surface Memory		
SUST	Surface Store		
Control Instructions			
BMOV	Move Convergence Barrier State		
BPT	BreakPoint/Trap		
BRA	Relative Branch		
BREAK	Break out of the Specified Convergence Barrier		
BRX	Relative Branch Indirect		
BRXU	Relative Branch with Uniform Register Based Offset		
BSSY	Barrier Set Convergence Synchronization Point		
BSYNC	Synchronize Threads on a Convergence Barrier		
CALL	Call Function		
EXIT	Exit Program		
JMP	Absolute Jump		
JMX	Absolute Jump Indirect		
JMXU	Absolute Jump with Uniform Register Based Offset		
KILL	Kill Thread		
NANOSLEEP	Suspend Execution		
RET	Return From Subroutine		
RPCMOV	PC Register Move		
RTT	Return From Trap		
WARPSYNC	Synchronize Threads in Warp		
YIELD	Yield Control		
Miscellaneous Instructions			
B2R	Move Barrier To Register		
BAR	Barrier Synchronization		
CS2R	Move Special Register to Register		
DEPBAR	Dependency Barrier		
GETLMEMBASE	Get Local Memory Base Address		

Opcode	Description		
LEPC	Load Effective PC		
NOP	No Operation		
PMTRIG	Performance Monitor Trigger		
R2B	Move Register to Barrier		
S2R	Move Special Register to Register		
SETCTAID	Set CTA ID		
SETLMEMBASE	Set Local Memory Base Address		
VOTE	Vote Across SIMD Thread Group		

4.5. NVIDIA Ampere Architecture Instruction Set

Compute Capability 8.0 has the following instruction set format:

```
(instruction) (destination) (source1), (source2) ...
```

Valid destination and source locations include:

- RX for registers
- URX for uniform registers
- SRX for special system-controlled registers
- PX for predicate registers
- ► c[X][Y] for constant memory

The table below lists valid instructions for the NVIDIA A100/GA100 GPUs.

Table 8 NVIDIA Ampere Architecture Instruction Set

Opcode	Description	
Floating Point Instructions		
FADD	FP32 Add	
FADD32I	FP32 Add	
FCHK	Floating-point Range Check	
FFMA32I	FP32 Fused Multiply and Add	
FFMA	FP32 Fused Multiply and Add	
FMNMX	FP32 Minimum/Maximum	
FMUL	FP32 Multiply	
FMUL32I	FP32 Multiply	
FSEL	Floating Point Select	
FSET	FP32 Compare And Set	
FSETP	FP32 Compare And Set Predicate	

Opcode	Description		
FSWZADD	FP32 Swizzle Add		
MUFU	FP32 Multi Function Operation		
HADD2	FP16 Add		
HADD2_32I	FP16 Add		
HFMA2	FP16 Fused Mutiply Add		
HFMA2_32I	FP16 Fused Mutiply Add		
НММА	Matrix Multiply and Accumulate		
HMNMX2	FP16 Minimum / Maximum		
HMUL2	FP16 Multiply		
HMUL2_32I	FP16 Multiply		
HSET2	FP16 Compare And Set		
HSETP2	FP16 Compare And Set Predicate		
DADD	FP64 Add		
DFMA	FP64 Fused Mutiply Add		
DMMA	Matrix Multiply and Accumulate		
DMUL	FP64 Multiply		
DSETP	FP64 Compare And Set Predicate		
Integer Instructions			
ВММА	Bit Matrix Multiply and Accumulate		
BMSK	Bitfield Mask		
BREV	Bit Reverse		
FLO	Find Leading One		
IABS	Integer Absolute Value		
IADD	Integer Addition		
IADD3	3-input Integer Addition		
IADD32I	Integer Addition		
IDP	Integer Dot Product and Accumulate		
IDP4A	Integer Dot Product and Accumulate		
IMAD	Integer Multiply And Add		
IMMA	Integer Matrix Multiply and Accumulate		
IMNMX	Integer Minimum/Maximum		
IMUL	Integer Multiply		
IMUL32I	Integer Multiply		
ISCADD	Scaled Integer Addition		
ISCADD32I	Scaled Integer Addition		

Opcode	Description		
ISETP	Integer Compare And Set Predicate		
LEA	LOAD Effective Address		
LOP	Logic Operation		
LOP3	Logic Operation		
LOP32I	Logic Operation		
POPC	Population count		
SHF	Funnel Shift		
SHL	Shift Left		
SHR	Shift Right		
VABSDIFF	Absolute Difference		
VABSDIFF4	Absolute Difference		
Conversion Instructions			
F2F	Floating Point To Floating Point Conversion		
F2I	Floating Point To Integer Conversion		
I2F	Integer To Floating Point Conversion		
121	Integer To Integer Conversion		
12IP	Integer To Integer Conversion and Packing		
FRND	Round To Integer		
Movement Instructions			
MOV	Move		
MOV32I	Move		
MOVM	Move Matrix with Transposition or Expansion		
PRMT	Permute Register Pair		
SEL	Select Source with Predicate		
SGXT	Sign Extend		
SHFL	Warp Wide Register Shuffle		
Predicate Instructions			
PLOP3	Predicate Logic Operation		
PSETP	Combine Predicates and Set Predicate		
P2R	Move Predicate Register To Register		
R2P	Move Register To Predicate Register		
Load/Store Instructions			
LD	Load from generic Memory		
LDC	Load Constant		
LDG	Load from Global Memory		

Opcode	Description		
LDGDEPBAR	Global Load Dependency Barrier		
LDGSTS	Asynchronous Global to Shared Memcopy		
LDL	Load within Local Memory Window		
LDS	Load within Shared Memory Window		
LDSM	Load Matrix from Shared Memory with Element Size Expansion		
ST	Store to Generic Memory		
STG	Store to Global Memory		
STL	Store within Local or Shared Window		
STS	Store within Local or Shared Window		
MATCH	Match Register Values Across Thread Group		
QSPC	Query Space		
ATOM	Atomic Operation on Generic Memory		
ATOMS	Atomic Operation on Shared Memory		
ATOMG	Atomic Operation on Global Memory		
RED	Reduction Operation on Generic Memory		
CCTL	Cache Control		
CCTLL	Cache Control		
ERRBAR	Error Barrier		
MEMBAR	Memory Barrier		
CCTLT	Texture Cache Control		
Uniform Datapath Instructions			
R2UR	Move from Vector Register to a Uniform Register		
REDUX	Reduction of a Vector Register into a Uniform Register		
S2UR	Move Special Register to Uniform Register		
UBMSK	Uniform Bitfield Mask		
UBREV	Uniform Bit Reverse		
UCLEA	Load Effective Address for a Constant		
UFLO	Uniform Find Leading One		
UIADD3	Uniform Integer Addition		
UIADD3.64	Uniform Integer Addition		
UIMAD	Uniform Integer Multiplication		
UISETP	Integer Compare and Set Uniform Predicate		
ULDC	Load from Constant Memory into a Uniform Register		
ULEA	Uniform Load Effective Address		
ULOP	Logic Operation		

Opcode	Description		
ULOP3	Logic Operation		
ULOP32I	Logic Operation		
UMOV	Uniform Move		
UP2UR	Uniform Predicate to Uniform Register		
UPLOP3	Uniform Predicate Logic Operation		
UPOPC	Uniform Population Count		
UPRMT	Uniform Byte Permute		
UPSETP	Uniform Predicate Logic Operation		
UR2UP	Uniform Register to Uniform Predicate		
USEL	Uniform Select		
USGXT	Uniform Sign Extend		
USHF	Uniform Funnel Shift		
USHL	Uniform Left Shift		
USHR	Uniform Right Shift		
VOTEU	Voting across SIMD Thread Group with Results in Uniform Destination		
Texture Instructions			
TEX	Texture Fetch		
TLD	Texture Load		
TLD4	Texture Load 4		
TMML	Texture MipMap Level		
TXD	Texture Fetch With Derivatives		
TXQ	Texture Query		
Surface Instructions			
SUATOM	Atomic Op on Surface Memory		
SULD	Surface Load		
SURED	Reduction Op on Surface Memory		
SUST	Surface Store		
Control Instructions			
BMOV	Move Convergence Barrier State		
BPT	BreakPoint/Trap		
BRA	Relative Branch		
BREAK	Break out of the Specified Convergence Barrier		
BRX	Relative Branch Indirect		
BRXU	Relative Branch with Uniform Register Based Offset		
BSSY	Barrier Set Convergence Synchronization Point		

Opcode	Description		
BSYNC	Synchronize Threads on a Convergence Barrier		
CALL	Call Function		
EXIT	Exit Program		
JMP	Absolute Jump		
JMX	Absolute Jump Indirect		
JMXU	Absolute Jump with Uniform Register Based Offset		
KILL	Kill Thread		
NANOSLEEP	Suspend Execution		
RET	Return From Subroutine		
RPCMOV	PC Register Move		
RTT	Return From Trap		
WARPSYNC	Synchronize Threads in Warp		
YIELD	Yield Control		
Miscellaneous Instructions	·		
B2R	Move Barrier To Register		
BAR	Barrier Synchronization		
CS2R	Move Special Register to Register		
DEPBAR	Dependency Barrier		
GETLMEMBASE	Get Local Memory Base Address		
LEPC	Load Effective PC		
NOP	No Operation		
PMTRIG	Performance Monitor Trigger		
R2B	Move Register to Barrier		
S2R	Move Special Register to Register		
SETCTAID	Set CTA ID		
SETLMEMBASE	Set Local Memory Base Address		
VOTE	Vote Across SIMD Thread Group		

Chapter 5. NVPRUNE

nvprune prunes host object files and libraries to only contain device code for the specified targets.

5.1. Usage

nvprune accepts a single input file each time it's run, emitting a new output file. The basic usage is as following:

```
nvprune [options] -o <outfile> <infile>
```

The input file must be either a relocatable host object or static library (not a host executable), and the output file will be the same format.

Either the --arch or --generate-code option must be used to specify the target(s) to keep. All other device code is discarded from the file. The targets can be either a sm_NN arch (cubin) or compute_NN arch (ptx).

For example, the following will prune libcublas_static.a to only contain sm_70 cubin rather than all the targets which normally exist:

```
nvprune -arch sm_70 libcublas_static.a -o libcublas_static70.a
```

Note that this means that libcublas_static70.a will not run on any other architecture, so should only be used when you are building for a single architecture.

5.2. Command-line Options

Table 9 contains supported command-line options of **nvprune**, along with a description of what each option does. Each option has a long name and a short name, which can be used interchangeably.

Table 9 nvprune Command-line Options

Option (long)	Option (short)	Description
arch <gpu architecture="" name="">,</gpu>	-arch	Specify the name of the NVIDIA GPU architecture which will remain in the object or library.
generate-code	-gencode	This option is same format as nvccgenerate-code option, and provides a way to specify multiple architectures which should remain in the object or library. Only the 'code' values are used as targets to match. Allowed keywords for this option: 'arch','code'.
output-file	-0	Specify name and location of the output file.
help	-h	Print this help information on this tool.
options-file <file>,</file>	-optf	Include command line options from specified file.
version	-v	Print version information on this tool.

Notice

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, NVIDIA Corporation assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. No license is granted by implication of otherwise under any patent rights of NVIDIA Corporation. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all other information previously supplied. NVIDIA Corporation products are not authorized as critical components in life support devices or systems without express written approval of NVIDIA Corporation.

Trademarks

NVIDIA and the NVIDIA logo are trademarks or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Copyright

© 2020 NVIDIA Corporation. All rights reserved.

