

Digital Logic and System Design

8. Registers, Counters, and Memory

COL215, I Semester 2022-2023

Venue: LHC 111

'E' Slot: Tue, Wed, Fri 10:00-11:00

Instructor: Preeti Ranjan Panda


panda@cse.iitd.ac.in


www.cse.iitd.ac.in/~panda/

Dept. of Computer Science & Engg., IIT Delhi

Registers


- Group of Flip-flops
 - common clock
 - stores 1 bit per flipflop
- Recall: State Register of FSM
- n-bit value transferred from Ds to Qs on clock edge
 - storing **n-bit data**






Registers with Reset

- Reset/Clear signal
 asynchronously clears A to 0
 - independent of Clk
 - using DFF with asynchronous Reset




Registers with **Load** signal


- Register function:
 - Transfers I to A on every clock
 - Called Loading new value to register (or updating the register)
- Desired function:
 - Load new value only when required
 - New control signal Load
- Modify D input
 - Not clock (don't disturb clock, causes uneven propagation delays)



Shift Registers


- Cascade/Chain: Q of one stage connected to D of next stage
- Common Clock
- Shifts bit to next DFF on clock edge
- General: Chained data registers (n-bits wide)





Counters


- Register going through a given sequence of states on input pulse
- Already studied: mod 3 counter
 - Sequence: 0,1,2,0,1,2,0,1,2
- Counting on common clock pulse: synchronous counter (e.g., mod 3 counter)
- Pulse could be internal signal: ripple counter
- Counter value on Q of DFFs



Sequence


Counters

- How do we generate sequence for DFF B_0 ?
 - Alternating Sequence
- How do we generate sequence for DFF B₁?
 - Alternating Sequence
 - Triggered by?
- How do we generate sequence for DFF B₂?
 - Alternating Sequence
 - Triggered by?




Counters


- How do we generate sequence for DFF B_0 ?
 - Alternating Sequence
 - Triggered by External Count Signal
- How do we generate sequence for DFF B₁?
 - Alternating Sequence
 - Triggered by Negative edge of B₀
- How do we generate sequence for DFF **B**₂?
 - Alternating Sequence
 - Triggered by Negative edge of B₁




Sequence

Ripple Counters





Recall: Memory Interface and Function




k bits wide Address Memory Data Out 2k words **n** bits wide Data In **n** bits wide Word size: n bits


Read

Write

Memory Cell




Recall: Decoder Implementation




Each output is a **minterm**


Truth Table?


abc	$D_0D_1D_2D_3D_4D_5D_6D_7$
000	10000000
001	0100000
010	00100000
011	00010000
100	00001000
101	00000100
110	0000010
1 1 1	00000001






2D Memory Layout






Data Arranged in Square/Rectangle

DRAM Addressing





DRAM Addressing




Error Detection


- Errors might occur in storage and transmission
- Error Detection: Parity Bit
- Parity: Additional bit stored along with data
- Parity re-computed by receiver, compared with stored parity
- If different, error





18







$$C_1 = ?$$

0 if bits 1,3,5,7,9,11 **OK**

1 if **error** on any of bits 1,3,5,7,9,11

Including Parity Bit Error type: single bit flip








$$C_2 = ?$$

0 if bits 2,3,6,7,10,11 **OK**

1 if **error** on any of bits 2,3,6,7,10,11







```
C<sub>4</sub>= 0 if bits 4,5,6,7,12 OK
C<sub>4</sub>= 1 if error on any of bits 4,5,6,7,12
```

C₄ gives Bit 3 of the erroneous bit position

$$C_8 = 0$$
 if bits 8,9,10,11,12 **OK** $C_8 = 1$ if **error** on any of bits 8,9,10,11,12

C₈ gives Bit 4 of the erroneous bit position

 $C_8C_4C_2C_1$ together give the position of the erroneous bit! $C_8C_4C_2C_1 = 0$ means no error

Now we can perform Error Correction (flip the erroneous bit)

```
0
       0
10
       0
```

Research Areas

- Effect of 3D stacking
- Effect of newer device technologies (e.g., non-volatile memory)
- Trade-offs: Power/Temperature vs. Performance