

# COL215\_2018 Major

SAKSHAM DHULL

TOTAL POINTS

**12.2 / 20**

QUESTION 1

**1 Q1 3 / 3**

✓ + 3 pts Correct

+ 1 pts Correct timing

✓ + 1 pts Inputs and outputs from DSP

✓ + 1 pts Breaking of 36\*36 mul into 18 \*18

+ 0 pts Incorrect

QUESTION 2

**2 Q2 3 / 3**

✓ + 3 pts Correct

+ 0 pts Nothing is correct

QUESTION 3

**3 Q3 3 / 3**

✓ + 3 pts Correct

+ 0 pts Nothing is correct

+ 1 pts Major errors

+ 2 pts Minor errors

+ 2.5 pts Some errors

+ 1.5 pts Wrong

QUESTION 4

**4 Q4 1 / 3**

+ 3 pts Correct

+ 0 pts nothing is correct

✓ + 1 pts Click here to replace this description.

+ 2 pts Click here to replace this description.

+ 0.5 pts Click here to replace this description.

+ 2.5 pts 3 out of 4 signature are correct due to error

+ 1.5 pts 3 out of 4 signature are correct for error

+ 1.5 pts 1 out of 4 signature are correct for error

💬 No explanation given for initial signature

QUESTION 5

**5 Q5 1 / 2**

✓ + 0.5 pts Part (a) is correct

+ 1 pts Part (b) is correct

+ 0.5 pts Part (b) Partially Correct

✓ + 0.5 pts Part (c) is correct

+ 0 pts incorrect

- 0.25 pts Incomplete Explanations

+ 0.5 pts Part (a) and (c) partially correct

+ 0.25 pts Part(a) partially correct

QUESTION 6

**6 Q6 0 / 2**

+ 1 pts Identify all combinational circuit fragments

✓ + 0 pts Incorrect/ Unattempted

+ 0.5 pts Find the sources and destination and trace path

+ 0.5 pts Check existence of cycle

+ 1 pts Steps mentioned but not explained

+ 1.5 pts Steps mentioned and explained but not completely correct

+ 0.5 pts Partially correct steps mentioned and not explained

+ 1 pts Only cycle detection part correct

QUESTION 7

**7 Q7 1 / 2**

+ 2 pts Correct

+ 0.5 pts Vague Idea

+ 0 pts Blank

✓ + 1 pts Partially Correct

+ 1.5 pts Minor Errors

QUESTION 8

**8 Q8 0.2 / 2**

+ 2 pts Correct

✓ + 0 pts nothing is correct


+ 0.2 Point adjustment

24.11.2018

## COL215 Digital Logic and System Design : Major Test

Max Marks : 20

1. Design a circuit in VHDL to perform  $36 \times 36$  integer multiplication using a single instance of the DSP module shown in the figure with inputs A, B, C and S and output P. S is the select input of the multiplexer. The register shown at the output of the adder is clocked in every cycle. No other adder or multiplier is to be used. Assume that the operands are non-negative. The circuit takes a fixed number of cycles to perform the operation and then starts again, repeating it forever. Include a component declaration for the DSP in your design. Its entity and architecture are not required. The following VHDL features are not to be used - Loops, Procedures, Wait statements, After clauses and Variables.



[3]

**entity** vhdl **is**

```
PORT ( ab: in bit-vector(35 downto 0);  
      c: in bit-vector(48 downto 0);  
      dans: out bit-vector(71 downto 0) );
```

~~architecture dep of vhdl is~~ std\_logic one,two,three; std-logic (48 downto 0);  
~~signal al~~ std-logic-vector(17 downto 0);  
~~signal ar~~ std-logic-vector(17 downto 0);  
~~signal bl~~ std-logic-vector(17 downto 0);  
~~signal br~~ std-logic-vector(17 downto 0);  
~~begin~~ signal ain, bin, c, p: std-logic-vector(17 downto 0);  
~~signal c, p~~ std-logic-vector(47 downto 0);  
**dep:** work.entity(dsp)  
**PORT map (**  
~~signal s: std-logic;~~  
~~begin~~ signal count: std-logic-vector(2 down to 0);  
~~signal done: std-logic-vector(1 down to 0);~~  
~~if disp: dep work.entity(dsp)~~  
~~PORT map ( ain, bin, c, p, s);~~  
**process (clk)** al <- a(35 down to 18);  
~~if (clk = '1' & clk'event)~~ ar <- a(17 down to 0);  
~~if (count = "00") then~~ bl <- b(35 down to 18);  
~~if (done = "00") then~~ bs <- b(17 down to 0);  
**process (clk)** → Continued on last pg;  
~~if (clk = '1' & clk'event)~~  
~~if (count = "00") then~~ if (count = "00") then  
~~ain <- ar, bin <- br, sf = 0, count <- "11", done <- "1";~~  
~~if (count = "00") then~~

~~at~~  $a \xrightarrow{al}$   
~~at~~  $b \xrightarrow{bl}$

$b \xrightarrow{br}$

$(ar, br), c=0, s=0$

~~ar + br~~

~~al, bl, br~~

$\rightarrow P$

$$AT^{36 \times 3^6} = (AL|AR)^{18} \times (BL|BR)^{18} + (ALBL)^{2^{36}} + (ALBR + ARBL) \times 2^{18} + BARBR$$

(100000) (000001) (00010) 0000001

$\overbrace{\hspace{10em}}^{10000000} \quad 10000000$   
↔ |

24.11.2018

## COL215 Digital Logic and System Design : Major Test

Max Marks : 20

2. Design a circuit in VHDL to display a character on an 8x6 LED matrix display. You may assume the anodes of the LEDs to be connected to the rows and cathodes to be connected to the columns (or vice versa) in the matrix. The characters are coded in 8 bits. Assume that the dot patterns for the characters are stored in a memory row-wise and reading from memory involves one cycle delay (that is, the data output in a cycle corresponds to the address input in the previous cycle). Include a component declaration for the memory in your design. Its entity and architecture are not required. The following VHDL features are not to be used – Loops, Procedures, Wait statements, After clauses and Variables.

P.T.O →

[3]

```

Entity led is
PORT (
    num : in bit-vector(7 downto 0);
    anode : out bit-vector(7 downto 0);
    cathode : out bit-vector(5 downto 0);
    en : in bit
);

Architecture light of led is
signal an: std-logic-vector(7 downto 0) := "00000001";
signal lastan: std-logic-vector(7 downto 0) := "10000000";
signal data: std-logic-vector(8 downto 0);
Begin
mem: work.entity(memory)
Postmap( cathode, lastan, num);

anode <- an;
cathode <- an & en;
checker <- an & en;

Case checker on is:
when "00000001" => lastan <- an, an <- "00000000";
when "00000010" => lastan <- an, an <- "00000001";
when "00000100" => lastan <- an, an <- "00000010";
when "00001000" => lastan <- an, an <- "00000100";
when "00010000" => lastan <- an, an <- "00001000";
when "00100000" => lastan <- an, an <- "00010000";
when "01000000" => lastan <- an, an <- "10000000";
when "10000000" => lastan <- an, an <- "00000001";
when others => an <- "00000000";
when others => lastan <- "10000000", an <- "00000001";
end case;
end architecture light;

```

## O-2

```
entity led is
PORT( num: in bit;
      anode: out bit-vector (7 downto 0);
      cathode: out bit-vector (5 downto 0) );
```

Architecture light of led is

```
signals an: std-logic-vector (7 down to 0) := "00000001";
signal lastan: std-logic-vector (7 down to 0) := "00000010";
```

begin

process (clk).

```
if (clk = '1' & clk'event) then
```

~~lastan <- an~~

~~an <- an & "0"~~,

```
if (an = "10000000") then
```

an <- "0000 0001"

else

an <- an & "0";

end if;

anode <- an;

~~lastan <- an & "0";~~

~~anode <- an~~

```
if (an = "01000000") then
```

lastan <- "00000001";

else

lastan <- an & "0";

endif;

end if;

end process;

mem: work.entity (memory)

```
PORT map (cathode, lastan, num)
```

~~end~~


end architecture;

24.11.2018


COL215 Digital Logic and System Design : Major Test

Max Marks : 20

3. Two modules communicate with asynchronous handshaking signals ‘start’ and ‘done’ as shown. Design an asynchronous FSM (only flow table is required) that looks at these two signals and checks whether a correct sequence of transitions in the handshaking signals has been followed (start ↑, done ↑, start ↓, done ↓). Its output becomes ‘1’ after seeing the correct sequence of four transitions. It becomes ‘0’ on the next transition and remains ‘0’ till the correct sequence is seen again.



[3]




let's denote signals

start  $\uparrow$   $\rightarrow$  00

Start  $\downarrow$   $\rightarrow$  10

Done $\uparrow$  → 01  
Done $\downarrow$  → ~~00~~:11



000  
 000  
 100  
 010  
 010  
 001  
 0001  
 100  
 101  
 010  
 1100  
 1001  
 1101

1110  
0110  
1010  
1100

~~100~~ 0 0 0 0


A hand-drawn diagram consisting of numerous small, roughly circular dots scattered across the page. A single horizontal line with a small arrowhead at its right end is located in the upper-left quadrant. A curved line with a small arrowhead at its right end is located in the lower-right quadrant.

24.11.2018

COL215 Digital Logic and System Design : Major Test

Max Marks : 20

4. Consider the signature analyzer shown in the figure. What is the signature produced by the input sequence 1001100101, assuming that initially all the flip-flops contain '0'? If there were a single bit error in the sequence, what signature would be produced (consider any 4 of the 10 possible locations of the error in the sequence)?



[3]

~~If all~~

With no error  $\rightarrow$  Signature produced by input sequence is  
1110.

Assuming  
Errors :

$Q_{0/0}$  : ~~seq~~ Signature : 0000

$Q_{0/1}$  : Signature : 1111.

Let the input to  
first flip flop be  
 $D_0$ .

$Q_{1/0}$  : Signature : 1000


$Q_{1/1}$  : Signature : 1111

$D_{0/0}/0$  : Signature : 0000

$D_{0/0}/1$  : Signature : 1111

$Q_{3/0}$  : Signature : 1000

$Q_{3/1}$  : Signature : 1101.



24.11.2018

## COL215 Digital Logic and System Design : Major Test

Max Marks : 20

5. For the FSM shown in the figure, find an example of each of the following cases.

- A pair of states that are compatible and can be merged unconditionally
- A pair of states that are compatible but can be merged subject to merger of another pair
- A group of three states illustrating non-transitivity of compatibility

Present state	Next state				Output z
	DN = 00	DN = 01	DN = 10	DN = 11	
S1	S1	S3	S2	*	0 ✓
S2	S2	S4	S5	*	0 ✓
S3	S3	S6	S7	*	0 ✓
S4	S1	*	S7	*	1 ✓
S5	S3	*	S2	*	1
S6	S6	S8	S9	*	0 ✓
S7	S1	*	S2	*	1
S8	S1	*	*	*	1
S9	S3	*	*	*	1


[2]

a) A pair of compatible Compatible states  $\rightarrow \{S_4, S_8\}$

b)  $\{S_4, S_7\}$  can only be merged iff  $\{S_7, S_2\}$  can be merged.

c) A group of 3 states illustrating non-transitivity

-  $\{S_4, S_8, S_7\}$ .



24.11.2018

## COL215 Digital Logic and System Design : Major Test

Max Marks : 20

6. Given a design description in VHDL, how would you check whether there is a cycle (or cycles) formed in combinational circuit? Write your answer in algorithmic form, as if you were to give instructions to someone who understands VHDL syntax only, but not the meaning of various constructs.

one entity &amp; arch

[2]

entity cycle

```
PORT ( in en: in bit; in data: in bit
      dataout: out bit )
```

architecture is there of cycle

signal a: std-logic;

begin

with en select

~~when~~ ~~a = 0~~ a = data when "1";  
~~a = 1~~ otherwise;

data  $\leftarrow$  a;dataout  $\leftarrow$  a;

end architecture is there;

when a signal is driving & being driven by both  
~~the~~ ~~en~~ by a <sup>some</sup> signal. then ~~if~~ there's a cyclic  
 dependence



24.11.2018

COL215 Digital Logic and System Design : Major Test

Max Marks : 20

7. Given a design description in VHDL, how would you check whether a latch (or latches) would be inferred by the synthesizer? Write your answer in algorithmic form, as if you were to give instructions to someone who understands VHDL syntax only, but not the meaning of various constructs.

[2]

~~arch~~  
entity devices is  
PORT( d: in bit ; clk: in bit;  
~~ans~~ ans: out bit );

architecture ~~1~~ latch of devices is

Begin

Process( clk )

begin

if (clk = '1') then

~~if state = "0"~~ and ~~d~~ { signal assignments }  
eg. ~~ans <= d~~; for latch

~~else~~ end if;

End process

End architecture.

~~if~~  
if any ~~of~~ <sup>of the</sup> ~~state is pre~~ signal assignment of any state is dependent on the clock level. then a latch is being used.

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

100-1000000000

24.11.2018 COL215 Digital Logic and System Design : Major Test Max Marks : 20

8. What is the significance of different colours in which waveforms are shown during simulation using Xilinx software? What do you need to do eliminate the undesired colours?

[2]

Green color is used for outputs that depend upon inputs and are correctly connected.

Reddish Brown color is shown for undefined outputs in the circuits.

Red is shown for outputs ~~that~~ that are stuck at some value, ~~either due to wrong logic~~

One must eliminate all the reddish-brown & red as they might cause some errors.

Elimination of undesired colors needs to be done to get a good circuit that obeys logics.

Q-1 contd

process (clk)

```

if (clk=1 & clk'event) then
  if (count="000") then
    if (done="0") then
      ain<-ar, bin<-br, s<0, done<='1';
    else
      one<-P; count<="001", done<='0';
    end if
  else if (count="001") then
    if (done="0") then
      ain<-al, bin<-bl, s<0, done<='1';
    else if (done="11") then
      ain<-ar, bin<-br, s<0, done<='1';
    else if (done="01") then
      count<="10", done<='0';
    end if
  else if (count="010") then
    two<-P; count<="011", done<='0';
  elsifif (count="011") then
    if (done="0") then
      ain<-ar, bin<-br, s<0, done<='1';
    else
      three<-P; count<="100";
    end if
  else if (count="100") then
    ans<-one;
    for (i:=17 down to 0) loop
      ans<-one + ans;
      one<-one + one;
    end loop;
    ans<-one + two & "00000000 0000000000" + three;
    if (done="0") then
      ans<-one + two & "000000000000" + three;
    end if;
  end process;

```