IJRAR.ORG

E-ISSN: 2348-1269, P-ISSN: 2349-5138



INTERNATIONAL JOURNAL OF RESEARCH AND ANALYTICAL REVIEWS (IJRAR) | IJRAR.ORG

An International Open Access, Peer-reviewed, Refereed Journal

VLSI Implementation of 32 bit Vedic Multiplier using Urdhva Tiryakbhyam Sutra in Cadence Software.

¹M.Sowjanya, ² Dr.P.Vijayi Bhaskar

¹Associate Professor, ²Professor ¹Department of Electronics and Communication Engineering, ¹Geethanjali College of Engineering and Technology, Hyderabad, India

Abstract—Utilising vedic sutras from classical vedic mathematics, the proposed project effort specifies a particular binary vedic multiplier. Performance has a crucial role for operational speed. "Multiplier" components are necessary for any processor or other computing device. We can assess its performance by doing a few multiplications within a specific time frame. The device's efficient construction, quick processing, efficient use of power and multiplier computation technique thus determine how effective it is. The recommended vedic multiplier is designed and implemented using Verilog HDL. The software Cadence is used for HDL simulation and circuit synthesis. Four bit, eight bit, sixteen bit, and thirty-two bit multiplication operations have all been simulated. The simulation's performance data is only shown for the 32-bit binary vedic multiplier technique.

Key Terms— Verilog HDL, the Vedic multiplier, the Urdhva Tiryakbhyam sutra, Cadence, Simulation, Synthesis, and Layout

1. INTRODUCTION

The two main performance criteria for gadgets are power consumption and operational speed. The effectiveness of the internal CPU determines how well these devices perform. Multipliers are one of the most crucial parts of any processor, such as microprocessors, digital signal processors, microcontrollers, and other pieces of computer hardware. Multiplication is a fundamental task in arithmetic operations due to the computationally intensive nature of multiply and accumulate (MAC) and inner product, which are frequently used in many digital signal processing (DSP) applications like convolution, fast Fourier transform (FFT), filtering, and the arithmetic and logic unit (ALU) of microprocessors

The power, chip area utilization, and delay of a multiplier are all improved by using the Urdhva Tiryakbhyam sutra from the Vedas. Vedic multiplier has a reliable structure and is a practical method for better performance of multipliers.

SOFTWARE REQUIREMENTS

Cadence

2. LITERATURE SURVEY

R. Anitha used a Vedic multiplier in cadence (45nm technology) to construct discrete linear convolution architecture in November 2016. The design required 52% less area and 71.234% a smaller amount of power as compared to the conventional approach

In May 2016, Nitesh Kumar developed an approximate multiplier using the Urdhva tiryakbhyam sutra of Vedic mathematics. The design was finished using Xilinx 14.1. A divide and conquer tactic was suggested to minimize hardware and time complexity by 20 to 30% when compared to the prior approach

The G. Challa Ram Vedic multiplier's performance was evaluated in 2016 by comparing it to the array multiplier architecture in terms of delay, memory utilization, and power consumption. It was discovered that utilizing a Vedic multiplier rather than an array multiplier can reduce the time of multiplication as the number of bits increases.

In November 2015, B. Keerthi Priya and colleagues created a 4-bit multiplier in cadence virtuoso (45nm technology) utilizing GDI as well as tweaked GDI techniques. revised on February 6, 2017 GDI Power consumption and delay were decreased by 80% and 37.6%, respectively, with the addition of the carry saving adder and the improved GDI. They were also decreased by 53.9% and 75.0%, respectively

3. CONVENTIONAL MULTIPLIERS

A multiplier's primary job is to multiply two binary values with different bit sizes in binary. In the first stage of the binary multiplier process, the bit-wise multiplication, which is comparable to ANDing two binary values, is utilized to create the partial product terms. The result of the binary product is obtained in the following step by adding each column's partial product terms. The multiplier's logic circuit design changes depending on the bit size, and its complexity rises as bit size does. When the twobits that need to be multiplied are provided as inputs with different bit sizes, the AND gate functions control it. The multiplier's logic circuit design changes depending on the bit size, and its complexity rises as bit size does. When the two bits that need to be multiplied are provided as inputs with different bit sizes, the AND gate functions control it. If the matching multiplier bit is set to 1, partial products are copies of the multiplicand; otherwise, they are all zeros. The leftmost bit of each subsequent partial product is shifted one bit position.


4. VEDIC MULTIPLIER

Vedic algorithms have the unique ability to reduce complex problems to simple calculations, leading to quicker solutions. These benefits of Vedic mathematics are proven to considerably help all areas of mathematics, including arithmetic, calculus, geometry, and computing. As a result, creating a multiplier using Vedic mathematics yields incredible results. It presents a Vedic multiplier that is faster than conventional multipliers and shows how straightforward it is to implement Vedic algorithms on hardware through its FPGA implementation.


URDHVA TIRYAKBHYAM SUTRA

The "Urdhva Tiryakbhyam" sutra, an algorithm, serves as the foundation for the Vedic multiplier. To multiply two given integers in a decimal number system, this wellknown sutra hastraditionally been used. The same idea is applied in this work and tailored to the binary number system to make the suggested algorithm compatible with the digital hardware. It is an all-purpose multiplication formula that works with any multiplication. "It basically means "in a vertical and crosswise direction ". It is a revolutionary concept that enables the creation of all partial products at once and their addition. The technique works when multiplying any two numbers with bit lengths equal to n. Because the partial products and their sums are calculated simultaneously, the multiplier is independent of the processor's clock frequency. The advantage of the multiplier based on this sutra over other conventional multipliers is that gate latency and area rise very slow as the number of bits increases.

ALGORITHM FOR 2x2 VEDIC MULTIPLICATION



ALGORITHM FOR 4x4 VEDIC MULTIPLICATION



Step1 : S0 = A0*B0

Step2: S1 = A1*B0+A0*B1

Step3: S2 = A2*B0+A0*B2+A1*B1

Step4: S3 = A3*B0+A0*B3+A2*B1+A1*B2


Step5: S4 = A3*B1+A1*B3+A2*B2

Step6: S5 = A3*B2+A2*B3

Step7: S6 = A3*B3

5. METHODOLOGY

5.1 FLOWCHART



Step 1:- Create a Verilog code for 32 bit Vedic Multiplier


Step 2:- NC launch is a powerful and versatile tool developed by Cadence that is used for launching and managing simulations of electronic circuits. This tool is used extensively in the electronics industry for its ability to manage and control the simulation of complex electronic designs.

Step 3:- Genus is a high-level RTL synthesis tool developed by Cadence, which is used to automatically generate gate-level net lists from Register-Transfer Level (RTL) designs. The tool's great performance, precision, and sophisticated optimization capabilities are key factors in its widespread use in the electronics sector.


Step 4:- Innovus is a tool developed by Cadence Design Systems that is used for physical design and implementation of integrated circuits (ICs). The tool offers a wide range of features and functionalities that help design engineers to optimize their designs and achieve the best possible performance with minimal power consumption.


6. RESULTS

6.1 SIMULATION OF 32-BIT VEDIC MULTIPLIER USING NC LAUNCH




6.2 SYNTHESIS OF 32-BIT VEDIC MULTIPLIER USING GENUS







6.3 LAYOUT OF 32-BIT VEDIC MULTIPLIER USING INNOVUS



6.4 POWER REPORT OF 32-BIT VEDIC MULTIPLIER




6.5 AREA REPORT OF 32-BIT VEDIC MULTIPLIER



6.6 TIMING REPORT OF 32-BIT VEDIC MULTIPLIER

€ Spicero From Section



7. PERFORMANCE COMPARISIONS OF4BITCONVENTIONAL AND VEDIC MULTIPLIERS.

7.1CONVENTIONAL 4 BIT MULTIPLIER

7.1.1 TIMING REPORT OF 4BIT CONVENTIONAL MULTIPLIER

Acquired to becaused to be seed to Input De Bots P	the e	888 1208 0 888 543 -343								
Enceptions/Cons input delay outsut_delay	traints	860 860		£00	9 sdt Li 9 sdt Li	00 7 1	5 t 7_1			
Timing Point	Plays	Are	Edge	Cett	Fangus	Lead (197)	Frans Ipsi	Delay (ps)	Arrivat	Instance
6(1)				(arrival)	1.9	198.4	126		806	1-1-3
G00/Y		A 187	10	BAND3KS	1	10.9	67	91	891	3000
965/Y		B-eV	81	N052364	î	11.0	73	79	971	1000
o5744/Y		B-sy	E	NAMES NA		15.0	7.0	77	2.048	11000
925/7		BROWN	10	0612184	3	14.7	1.60	6.3	1111	
Q131/Y		B-ST		MANDOK2	1	16.5	- 64	54	1290	0.60533
012377		BB-37	. 11	0412184	8	14.9	103	60	1223	11-2-0
g153/V	100	6-24.	· P	THYSE	3.	2.0	47	46	1319	0-4-1
Q1291/Y	-	B->Y	n	NAMOZKS-	1	5.3	6.3	630	1200	34999
g799/Y	100	第一分学	11	BANGSEZ	3	9.5	45	0.3	1461	0.89595
Q695/Y		ALOY		GAIDLED	2	1 1	100	183	1563	Bulan
G094/Y		A2-25	W.	ACTUAL.	3	6.0	105	0.0	1054	4-1-1
Q4984/T		N-2-Y	B.	CLICENSON	1	1.6	39	- 64	1695	5 016980
G3097Y	100	B-NY	F:	MNTTHE.	1	0.6	33	46	1743	018393
p161	0.00		177	(port)				- 0	1.743	100000

7.1.2 POWER REPORT OF 4 BIT CONVENTIONAL MULTIPLIER

WHITE A 4 C.

Generated by: Generated on: Module: Operating conditions: Wireload mode: Area mode:			Genus(TM) Synthesis Solution 17.22-s817_1 Mar 28 2027 05:28:51 pm conv_4x4 slow (balanced_tree) enclosed timing library							
Instance	e Module	Cell Count	Cell Are	a Net Area	Total Area	Wireload				
conv 4x	4	38	351.28	2 0.000	351,202	<none> (D)</none>				
FA8	FA 5	1	19.67	9 0.000	19.679	knone> (D)				
FA7	FA 6	1	19.67	9 0.000	19.679	<none> (D)</none>				
FA6	FA 7	1	19.67	9 0,000	19,679	<none> (□)</none>				
FA5	FA 2	1	19.67	9 8,000	19,679	cnone> (D)				
FA4	FA.3	1	19.67	9 0.000	19.679	<none> (b)</none>				
FA3	FA 4	1	19.67	9 0.000	19.679	cnone> (D)				
FA2	FA 1	1	19.67	9 0.000	19.679	<none> (D)</none>				
FA1	FA	1	19.67	9 0.000	19,679	<none> (D)</none>				
HA4	HA 3	1	12.11	0.000	12,110	<none> (D)</none>				
HA3	HA_2	1	12.11	0.000	12.110	<none> (D)</none>				
HA2	HA_1	1	12,11	0.000	12-110	<none> (D)</none>				
1940	HA	- 1	12.11	0 0.000	12,110	<none> (D)</none>				

7.1.3 AREA REPORT OF 4 BIT CONVENTIONAL MULTIPLIER

Module: Operating conditions: Wireload mode:		Genus(TM) Synthesis Solution 17.22-s4 Mar 28 2023 05:40:57 pm vedic_4x4 slow (balanced_tree) enclosed timing library			
Instance	Cells		Dynamic Power(rW)		
vedic 4x4	28	1438.452	8360.381	9798.833	
22	6	282.600	986.776	1189.385	
21	6 1 1 6	86.962	308.087	395.049	
z2	1	86,962	180.382	267.344	
23	6	282.608	1058.665	1341,274	
21	1	86,962	372-152	459,114	
22	1	86.962	179,670	266.632	
2.4	- 6	282.688	1036.876	1319.484	
21	1	86.962	318.816	405.778	
22	1	86.962	129,163	216.125	
23	6	280,101	918.265	1198.366	
21	1 6 1 6 1	86,962	281.073	368.035	
22	4	86.962	188-211	275,173	

7.2 VEDIC 4 BIT MULTIPLIER

7.2.1 TIMING REPORT OF 4BIT VEDIC MULTIPLIER

Butput De Required T Lausch Cl Input De Date P St	ime:* ock:- lay:-	1000 1000 8 1000 748 -748								
Exceptions/Cons isput delay output delay	traints	100 100			es_sdc.)					
e Timing Paint	rlags	Art	Cdge	Cell	Fanout	William P. Co.	Trans ipsi	netay (ps)		Instance Location
a[2]	-		*	(arrival)	13	159.4	0		1006	1272)
s18786/Y		A-SY	g.	NAND2XE		22.6		35	1935	
9141/Y		C-24	+	NAND3X8	1	15.5		58	1183	
m540/Y	6.7	BB-SY	18	GAIDIX4	2	13.7		80	1161	4-7-0
918839/Y		A->Y	Ŧ	NAND2X3	2	4.3	84	86	1249	
U76/9		A-sy	M.	2NV00.	1	2.6	98	68	1317	
@10847/V		A->Y	F	NOR2XI	1	5.3	36	58	1375	(+,-)
957/Y	100	AL->Y	R	0A121X2	2	7.0	99	-94	1469	
918854/Y	4.7	B-rY	*	MAND2X2	2	5.4	69	78	1532	
g18853/Y		A1->Y	R	0A121X1	2	4.4	110	100	1047	
g18855/Y		8-5Y	F	NANDZX3	1	1.7	64	64	1711	4-1-1
g18852/Y		BB->Y	快	DAI21XL	1	0.0	56	37	1748	1-1-1

7.2.2 POWER REPORT OF 4BIT VEDIC MULTIPLIER

Operating conditions: Wireload mode:			Genus(TM) Synthesis Solution 17.22-s01 Mar 28 2023 05:40:57 pm vedic_exa slow (balanced_tree) enclosed timing library				
Instance C	ells		Dynamic Power(nW)				
vedic 4x4	28	*****	8360.381				
2.2	6		906.776				
71	1 6		308,087				
2.2	- 3		180.382				
2.3			1058.665				
21	- 28	86,962	372,152	459.114			
2.2	1 6 1	86.962	179.670	266.632			
7.4	- 0	282.608	1036.876	1319.484			
21	1	86.962	318,816	405.778			
72	1	86.962	129.163	216.125			
2.1	- 6	280.101	918.265	1198.366			
1.1	1 0 1	86.962	281,873	368:035			
1.3	- 4	86,962	188,211	275.173			

7.2.3 AREA REPORT OF 4BIT VEDIC MULTIPLIER

Generat Generat Module: Operati Wireloa Area mo	ed on: ng conditions; d mode: de:	Mar 2H 26 vedic_4x slow (bal enclosed timing li	(anced_tree	1 pm			
Instance	Module	Cell Count	Cell Area	Net Area	Total Area	Mireload	
wedic 4x4		21	278.539	9.000	278.539	(none)	(0)
14	vedic_2x2_15	6	42,186	0.000	42,386	<none></none>	(D)
12	ha_8	3	12,118	8.008	12,110	(none)	(0)
11	ha 9	1	12,118	0.000	12.118	chones	(D)
23	vedic_2x2_10	6	42,386	0.000	42.366	<pre><pre>cnones</pre></pre>	(D)
2.2	ha_10	1	12,338	8.000	12,110	<none></none>	(0)
21	ha_11	1	32,118	0.000	12,110	<00000	(0)
22	vedic_2x2_17		42,386	0.000	42.386	<none></none>	(D)
12	ha_12	1	12.110	0.000	12,116	<none></none>	(0)
21	ha_13	1	12.118	8.000	12.110	<pre><none></none></pre>	(0)
21	vedic 2x2		42.386	0.000	42.300	cnone>	(D)
2.2	ha_14	1	12-110	0.000	12,118	<none></none>	(D)
23	ha	1	12,110	0.000	12.110	coones	(0)

8 CONCLUSIONS

The 32-bit Vedic multiplier is a powerful tool for performing multiplication operations in digital circuits. It utilizes Vedic mathematics principles to provide high-speed and accurate multiplication results with low power consumption. However, there are some limitations to its use, such as being limited to multiplication operations, requiring specialized knowledge for implementation, and having more complex implementation than traditional multiplication methods.

Despite these drawbacks, the 32-bit Vedic multiplier has a number of benefits over conventional multiplication techniques. It uses less power, is easily implemented in hardware or software, and is extremely scalable. Because of this, it is perfect for use in systems that demand high-speed multiplication, such as digital signal processing systems, microprocessors, and other digital circuits.

Overall, the 32-bit Vedic multiplier is a valuable tool for digital circuit design, and its advantages and disadvantages should be carefully considered before implementing it in a particular application. Its ability to provide fast and accurate multiplication results with low power consumption makes it an attractive option for many digital circuit designs.

Multiplier	Time Delay (ns)	Power Consumption (μs)	Area Taken
Conventional	0.943	11.488	351.202
4 bit			
Vedic 4 bit	0.748	9.798	278.53

9. REFERENCES

- 8.1.1.1 Jagadguru Swami Sri Bharati Krishna Tirthaji Maharaja, "Vedic Mathematics: Sixteen Simple Mathematical Formulae from the Veda" pp. 5- 45, Motilal Banarasidas Publishers, Delhi, 2009.
- 8.1.1.2 Sai Venkatramana Prasada G S, G Seshikala, Niranjana S "Design of High Speed 32-bit Floating Point Multiplier using Urdhva Tiryagbhyam Sutra of Vedic Mathematics", International Journal of Recent Technology and Engineering (IJRTE), Vol. 8, Issue- 2S3, July 2019.
- 8.1.1.3 Manpreet Kaur, Amandeep Kaur, "Design and Analysis of Vedic Multiplier by Using Modified Full Adders", International Journal of Engineering Development and Research (IJEDR), Vol. 6, Issue 2, 2018.
- 8.1.1.3.1 P. Manju, P.B. Sreelakshmi, T. Madhavi, "Design of Vedic Multiplier Using GDI method", International Journal of Recent Technology and Engineering (IJRTE), Vol. 7, Issue 6S4, April 2019.

- 8.1.1.3.2 Arunkumar P. Chavan, Rahul Verma, Nishanth S. Bhat "High Speed 32-bit Vedic Multiplier for DSP Applications", International Journal of Computer Applications, Vol.135- No.7, February 2016.
- 8.1.1.3.3 Siba Kumar Panda, Ritisnigdha Das, S K Saifur Raheman, Tapasa Ranjan Sahoo, "VLSI Implementation of Vedic Multiplier Using Urdhva Tiryagbhyam Sutra in VHDL Environment: A Novelty", IOSR Journal of VLSI and Signal Processing (IOSR-JVSP), Vol.5, Issue 1, pp 17-24, Jan-Feb 2015.
- 8.1.1.3.4 Syed Shahzad Hussain Shah, Muhammad Naseem Majoka, Gulistan Raja, "Design and Implementation of 32-bit Vedic Multiplier on FPGA", First International Conference on Modern communication & Computing Technologies, Research Gate, February 2014.
- 8.1.1.3.5 S. Nithya Devi, B. Gopinath, P. Ramanathan, "Synthesis of High Speed Vedic Multiplier", International Journal of Applied Engineering Research, Vol.10, No. 29, May 2015.
- 8.1.1.3.6S. Jayakumar, R. Selvam, K.Karthikeyan, R. Natesan, "Design and Implementation Hybrid FIR Filters using Vedic Multiplier and Fast Adders", International Journal of Recent Technology and Engineering (IJRTE), Vol.8, Issue 4, November 2019.